

[Documentation](#) [IP Location](#)

☐ Show disabled ports

Component Name axi_dma_0

- ☐ Enable Asynchronous Clocks (Auto)
- ☐ Enable Scatter Gather Engine
- ☐ Enable Micro DMA
- ☐ Enable Multi Channel Support
- ☐ Enable Control / Status Stream

Width of Buffer Length Register (8-26) 26 bits

Address Width (32-64) bits

- ☒
- Enable Read Channel

Number of Channels 1 ▾

Memory Map Data Width 64

Stream Data Width

Max Burst Size

- ☒
- Allow Unaligned Transfers

- ☐
- Enable Write Channel

Number of Channels 1

Memory Map Data Width 32

Stream Data Width

Max Burst Size	16
----------------	----

- ☐ Allow Unaligned Transfers
- ☐ Use Rxlenght In Status Stream

Cancel

Re-customize IP

Zynq UltraScale+ MPSoC (3.4)

Documentation

Presets

IP Location

Page Navigator

Switch To Advanced

PS UltraScale+ Block De

I/O Configuration

Clock Configuration

DDR Configuration

PS-PL Configuration

Clock Configuration

Input Clocks

Output Clocks

Enable Manual Mode

PLL Options

Search: Q-

Name	Source	FracEn	Requested Freq (MHz)	Divisor 0	Divisor 1	Actual Frequency (MHz)	Range
Low Power Domain Clocks							
Processor/Memory Clocks							
Peripherals/IO Clocks							
PL Fabric Clocks							
<input checked="" type="checkbox"/> PL0	IO		50	30	1	50.000000	0.0000...
<input type="checkbox"/> PL1	RP		100	4	1	100	0.0000...
<input type="checkbox"/> PL2	RP		100	4	1	100	0.0000...
<input type="checkbox"/> PL3	RP		100	4	1	100	0.0000...
System Debug Clocks							
Full Power Domain Clocks							
Advance Clocks							

OK

Cancel

Re-customize IP

Zynq UltraScale+ MPSoC (3.4)

Documentation

Presets

IP Location

Page Navigator

Switch To Advanced Mode

PS UltraScale+ Block Design

I/O Configuration

Clock Configuration

DDR Configuration

PS-PL Configuration

PS-PL Configuration

Search: Q-

Name	Select
> General	
< PS-PL Interfaces	
< Master Interface	
< AXI HPM0 FPD	<input checked="" type="checkbox"/>
AXI HPM0 F...	64
< AXI HPM1 FPD	<input checked="" type="checkbox"/>
AXI HPM1 F...	64
> AXI HPM0 LPD	<input type="checkbox"/>
< Slave Interface	
< AXI HP	
> AXI HPC0 FPD	<input type="checkbox"/>
> AXI HPC1 FPD	<input type="checkbox"/>
< AXI HP0 FPD	<input checked="" type="checkbox"/>
AXI HP0 F...	64
> AXI HP1 FPD	<input type="checkbox"/>
> AXI HP2 FPD	<input type="checkbox"/>
> AXI HP3 FPD	<input type="checkbox"/>
> AXI LPD	<input type="checkbox"/>
< S AXI ACP	
Use S_AXI_A...	<input type="checkbox"/>
< S AXI ACE	
Use S_AXI_A...	<input type="checkbox"/>
> Debug	

OK

Cancel