

Satvik Maurya

PHD STUDENT · ELECTRICAL AND COMPUTER ENGINEERING

University of Wisconsin-Madison

✉ smaurya@wisc.edu | 🏠 <https://satvikmaurya.github.io/> | 🔗 <https://www.linkedin.com/in/satvik-maurya>

Education

University of Wisconsin-Madison

PHD ELECTRICAL AND COMPUTER ENGINEERING

- Advisor: Prof. Swamit Tannu

Madison, WI, USA

January 2021 - present

Delhi Technological University (formerly DCE)

BACHELOR OF TECHNOLOGY ELECTRONICS AND COMMUNICATIONS ENGINEERING

- Undergraduate research advisor: Prof. Neeta Pandey

Delhi, India

August 2014 - May 2018

Professional Experience

AMD Research

SUMMER INTERN

- Worked on an heterogeneous workload framework for characterizing the power management firmware on the latest AMD EPYC server SoCs.
- Identified suboptimal behavior in the Dynamic Power Management algorithm using performance counters for phases where compute-bound and memory-bound workloads were running concurrently.
- Submitted a research paper to an internal AMD conference and an IDF during the internship.

Austin, TX, USA

May 2022 - August 2022

Synopsys, Inc.

R&D ENGINEER, II

- Worked on the Synopsys ZeBu emulation platform as a protocol transactor developer. Global R&D owner of the HDMI, DSI Host, UART, and I2C transactor solutions.
- Responsible for designing and testing synthesizable protocol IP using Verilog - Designed the HDMI 2.1 Tx, eARC, Video IPs.
- Also responsible for designing and testing the C++ interface for all transactors which included the partitioning of logic between hardware and software as well debugging complex, multi-threaded test cases.

Noida, UP, India

June 2018 - December 2020

Publications

PUBLISHED

Satvik Maurya, Chaithanya Naik Mude, William D. Olliver, Benjamin Lienhard, Swamit Tannu: “Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures”, 50th International Symposium on Computer Architecture (**ISCA 2023**), Orlando, Florida, USA.

Satvik Maurya, Swamit Tannu: “COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control”, 55th IEEE/ACM International Symposium on Microarchitecture (**MICRO 2022**), Chicago, Illinois, USA.

Satvik Maurya, Heather Hanson, Yasuko Eckert, Raj Desikan: “Making a Case for Heterogeneous Workload Tests for More Robust Dynamic Power Management”, Annual AMD Global Technical Authors Conference 2022 (**GTAC’22**).

Pranav Gangwar, **Satvik Maurya**, Shubham Garg, Sakshi Goyal, Aditya S. Kumar, Preyesh Dalmia, Neeta Pandey: “Hardware/Software Co-Design of a High-Speed Othello Solver”, IEEE 62nd International Midwest Symposium on Circuits and Systems (**MWSCAS 2019**), Dallas, Texas, USA.

Satvik Maurya, Vaishali Ingale: “FPGA Implementation of a Fast Scalar Point Multiplier for an Elliptic Curve Crypto-Processor”, Lecture Notes in Networks and Systems, vol 38. Springer, Singapore.

IN REVIEW

Satvik Maurya, Swamit Tannu: “Efficient Synchronization and Scheduling for Fault-Tolerant Quantum Computers”, 29th ACM Conference on Architectural Support for Programming Languages and Operating Systems (**ASPLOS 2024**).

Talks

Sept. 2023	Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures , Invited Talk: Fermilab	Remote
Sept. 2023	Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures , Invited Talk: IBM Research	Remote
Sept. 2023	Making FPGA-based Qubit Control Affordable via Efficient Architectures , Invited Talk: FPGA4QC at FPL 2023	Goteborg, Sweden
Jun. 2023	Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures , ISCA 2023	Orlando, Florida
Mar. 2023	Efficient Machine Learning Systems for High-Fidelity Qubit Readout , APS March Meeting 2023	Las Vegas, Nevada
Oct. 2022	COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control , MICRO 2022	Chicago, Illinois

Research Experience

University of Wisconsin-Madison

Madison, WI, USA

ADVISOR: PROF. SWAMIT TANNU

January 2021 - Present

Research Projects

Synchronization and Scheduling Policies for Fault-Tolerant Quantum Computers: Showed why synchronization and scheduling policies are needed for future fault-tolerant quantum computers using the surface code and proposed (1) a *runahead* scheduling policy that reduces unnecessary idling in the surface code cycle, and (2) an *active* synchronization policy that absorbs the synchronization overhead within a surface code cycle to reduce the effect of idling errors.

HERQULES: Created a technique for identifying relaxations that occur during qubit readout for improving the readout accuracy of superconducting qubits. The overall architecture achieved a 16% relative improvement in readout accuracy while using less than 8% resources on an FPGA.

COMPAQT: Designed a compressed waveform memory architecture for making qubit control hardware more scalable for superconducting qubits. COMPAQT features a Discrete Cosine Transform based software compression of waveforms followed by decompression in hardware with a very resource efficient design that allows a single RFSoc based controller to control up to 5.33x more qubits.

College of Engineering, Pune

Pune, MH, India

ADVISOR: PROF. VAISHALI INGALE

June 2017 - August 2017

Research Project

Scalar Point Multiplier for an Elliptic Curve Crypto-Processor: Designed a scalar point multiplier using Karatsuba multipliers for ECC that achieved a minimum speedup of 3x over contemporary designs for the same field size.

Delhi Technological University

Delhi, India

ADVISOR: PROF. NEETA PANDEY

2016-2018

Research Projects

Hardware/Software Co-Design of a High-Speed Othello Solver: Designed a game solver for the board game Othello by partitioning the solver between hardware and software depending on compute requirements – the NegaScout search algorithm was implemented in software while compute intensive functions for evaluating the game state were implemented on an FPGA with minimal communication overhead. This co-design architecture was implemented on a Zynq SoC.

FPGA-based Game Solver for Tic-Tac-Toe: Implemented the alpha-beta pruning tree search algorithm on an FPGA to construct a fast game solver for the board game Tic-Tac-Toe.

Projects

Load Value Predictor: Implemented the load value prediction unit for an out-of-order CPU and an in-order CPU in the Gem5 simulation environment.

Shared L1 cache organization in GPUs: Investigated the impact of having shared L1 caches instead of private ones on GPU performance for various workloads using GPGPU-Sim.

Game Solver for Connect-4 using CUDA and OpenMP: Implemented a Connect-4 game solver using CUDA and OpenMP.

Graph Neural Network (GNN) Accelerator: Full ASIC design flow for a GNN accelerator – architecture, RTL design with Verilog, synthesis with Synopsys Design Compiler, timing with Synopsys PrimeTime.

Technical Skills

Proficient Python · Verilog · C/C++

Moderately proficient Perl · CUDA C++ · OpenMP · MATLAB

Familiar MPI (C++) · SystemVerilog

Tools Gem5 · Qiskit · Xilinx Vivado · Synopsys Spyglass, VCS, Design Compiler

Awards & Grants

2023	ISCA 2023 Travel Grant , ISCA 2023 Organizing Committee	\$500
2022	Hiran Mayuk Award , UW Computer Architecture	\$750
2022	MICRO 2022 Travel Grant , MICRO 2022 Organizing Committee	\$585

Service & Professional Development

SERVICE

2023	50th International Symposium on Computer Architecture (ISCA 2023) , Artifact Evaluation Program Committee
2022	55th International Symposium on Microarchitecture (MICRO 2022) , Artifact Evaluation Program Committee
2021-2023	ECE Graduate Student Association , Treasurer

PROFESSIONAL MEMBERSHIPS

Association of Computing Machinery (ACM)

American Physical Society (APS)