

## PHD STUDENT · ELECTRICAL AND COMPUTER ENGINEERING

## University of Wisconsin-Madison

Education \_\_\_\_\_

## **University of Wisconsin-Madison**

Madison, WI, USA

PHD ELECTRICAL AND COMPUTER ENGINEERING

January 2021 - present

• Advisor: Prof. Swamit Tannu

## **Delhi Technological University (formerly DCE)**

Delhi, India

BACHELOR OF TECHNOLOGY ELECTRONICS AND COMMUNICATIONS ENGINEERING

August 2014 - May 2018

• Undergraduate research advisor: Prof. Neeta Pandey

Professional Experience \_\_\_\_\_

AMD Research

Austin, TX, USA

SUMMER INTERN

May 2022 - August 2022

- Worked on an heterogeneous workload framework for characterizing the power management firmware on the latest AMD EPYC server SoCs.
- Identified suboptimal behavior in the Dynamic Power Management algorithm using performance counters for phases where compute-bound and memory-bound workloads were running concurrently.
- Submitted a research paper to an internal AMD conference and an IDF during the internship.

Synopsys, Inc. Noida, UP, India

R&D ENGINEER, II

*June 2018 - December 2020* 

- Worked on the Synopsys ZeBu emulation platform as a protocol transactor developer. Global R&D owner of the HDMI, DSI Host, UART, and I2C transactor solutions.
- Responsible for designing and testing synthesizeable protocol IP using Verilog Designed the HDMI 2.1 Tx, eARC, Video IPs.
- Also responsible for designing and testing the C++ interface for all transactors which included the partitioning of logic between hardware and software as well debugging complex, multi-threaded test cases.

Publications \_\_\_\_\_

**PUBLISHED** 

- **Satvik Maurya**, Chaithanya Naik Mude, William D. Olliver, Benjamin Lienhard, Swamit Tannu: "Scaling Qubit Readout with Hardware Efficient Machine Learning Architectures", 50<sup>th</sup> International Symposium on Computer Architecture (**ISCA 2023**), Orlando, Florida, USA.
- **Satvik Maurya**, Swamit Tannu: "COMPAQT: Compressed Waveform Memory Architecture for Scalable Qubit Control", 55<sup>th</sup> IEEE/ACM International Symposium on Microarchitecture (**MICRO 2022**), Chicago, Illinois, USA.
- **Satvik Maurya**, Heather Hanson, Yasuko Eckert, Raj Desikan: "Making a Case for Heterogeneous Workload Tests for More Robust Dynamic Power Management", Annual AMD Global Technical Authors Conference 2022 (**GTAC'22**).
- Pranav Gangwar, **Satvik Maurya**, Shubham Garg, Sakshi Goyal, Aditya S. Kumar, Preyesh Dalmia, Neeta Pandey: "Hardware/Software Co-Design of a High-Speed Othello Solver", IEEE 62<sup>nd</sup> International Midwest Symposium on Circuits and Systems (**MWSCAS 2019**), Dallas, Texas, USA.
- **Satvik Maurya**, Vaishali Ingale: "FPGA Implementation of a Fast Scalar Point Multiplier for an Elliptic Curve Crypto-Processor", Lecture Notes in Networks and Systems, vol 38. Springer, Singapore.

Research Experience **University of Wisconsin-Madison** Madison, WI, USA ADVISOR: PROF. SWAMIT TANNU January 2021 - Present • Scalable classical control architectures for quantum computers. College of Engineering, Pune Pune, MH, India ADVISOR: PROF. VAISHALI INGALE June 2017 - August 2017 • High-performance encryption engine for Elliptical Curve Cryptography. **Delhi Technological University** Delhi, India Advisor: Prof. Neeta Pandey 2016-2018 • HW/SW Co-Design architectures using Xilinx Zyng SoCs for AI and ML applications. Projects \_\_ Load Value Predictor: Implemented the load value prediction unit for an out-of-order CPU and an in-order CPU in the Gem5 simulation environment. Game Solver for Connect-4 using CUDA and OpenMP: Implemented a Connect-4 game solver using CUDA and OpenMP. Graph Neural Network (GNN) Accelerator: Full ASIC design flow for a GNN accelerator - architecture, RTL design with Verilog, synthesis with Synopsys Design Compiler, timing with Synopsys PrimeTime. Technical Skills \_\_\_\_\_ **Proficient** Python · Verilog · C/C++ Moderately proficient Perl · CUDA C++ · OpenMP · MATLAB Familiar MPI (C++) · SystemVerilog Tools Gem5 · Qiskit · Xilinx Vivado · Synopsys Spyglass · Synopsys VCS · Synopsys Design Compiler Perforce · Git Awards & Grants \_\_\_\_ 2022 MICRO 2022 Travel Grant, MICRO 2022 Organizing Committee \$585 2022 Hiran Mayukh Award, UW Computer Architecture Service & Professional Development \_\_\_\_\_ **SERVICE** 55<sup>th</sup> International Symposium on Microarchitecture (MICRO 2022), Artifact Evaluation 2022 **Program Committee** 2021-**ECE Graduate Student Association**, Treasurer present PROFESSIONAL MEMBERSHIPS Association of Computing Machinery (ACM)

American Physical Society (APS)