


# Overview

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- **Complete Computer Description**

# Complete Computer Design



# Complete Computer Design

Fetch	$R'T_0:$	$AR \leftarrow PC$
	$R'T_1:$	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	$R'T_2:$	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(12 \sim 14),$ $AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$
Indirect Interrupt	$D_7'IT_3:$	$AR \leftarrow M[AR]$
		$R \leftarrow 1$
	$RT_0:$	$AR \leftarrow 0, TR \leftarrow PC$
	$RT_1:$	$M[AR] \leftarrow TR, PC \leftarrow 0$
	$RT_2:$	$PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$
Memory-Reference		
AND	$D_0T_4:$	$DR \leftarrow M[AR]$
	$D_0T_5:$	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	$D_1T_4:$	$DR \leftarrow M[AR]$
	$D_1T_5:$	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	$D_2T_4:$	$DR \leftarrow M[AR]$
	$D_2T_5:$	$AC \leftarrow DR, SC \leftarrow 0$
STA	$D_3T_4:$	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	$D_4T_4:$	$PC \leftarrow AR, SC \leftarrow 0$
BSA	$D_5T_4:$	$M[AR] \leftarrow PC, AR \leftarrow AR + 1$
	$D_5T_5:$	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	$D_6T_4:$	$DR \leftarrow M[AR]$
	$D_6T_5:$	$DR \leftarrow DR + 1$
	$D_6T_6:$	$M[AR] \leftarrow DR, \text{ if}(DR=0) \text{ then } (PC \leftarrow PC + 1),$ $SC \leftarrow 0$

# Complete Computer Design

## Register-Reference

	$D_7I'T_3 = r$	(Common to all register-reference instr)
	$IR(i) = B_i$	( $i = 0,1,2, \dots, 11$ )
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4:$	If( $AC(15) = 0$ ) then ( $PC \leftarrow PC + 1$ )
SNA	$rB_3:$	If( $AC(15) = 1$ ) then ( $PC \leftarrow PC + 1$ )
SZA	$rB_2:$	If( $AC = 0$ ) then ( $PC \leftarrow PC + 1$ )
SZE	$rB_1:$	If( $E = 0$ ) then ( $PC \leftarrow PC + 1$ )
HLT	$rB_0:$	$S \leftarrow 0$

## Input-Output

	$D_7IT_3 = p$	(Common to all input-output instructions)
	$IR(i) = B_i$	( $i = 6,7,8,9,10,11$ )
	$p:$	$SC \leftarrow 0$
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9:$	If( $FGI = 1$ ) then ( $PC \leftarrow PC + 1$ )
SKO	$pB_8:$	If( $FGO = 1$ ) then ( $PC \leftarrow PC + 1$ )
ION	$pB_7:$	$IEN \leftarrow 1$
IOF	$pB_6:$	$IEN \leftarrow 0$

# Design of a Basic Computer(BC)

## Hardware Components of BC

**A memory unit: 4096 x 16.**

**Registers:**

**AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC**

**Flip-Flops(Status):**

**I, S, E, R, IEN, FGI, and FGO**

**Decoders: a 3x8 Opcode decoder  
a 4x16 timing decoder**

**Common bus: 16 bits**

**Control logic gates:**

**Adder and Logic circuit: Connected to AC**

## Control Logic Gates

- **Input Controls of the nine registers**
- **Read and Write Controls of memory**
- **Set, Clear, or Complement Controls of the flip-flops**
- **S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub> Controls to select a register for the bus**
- **AC, and Adder and Logic circuit**