

# Overview

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- **Memory Reference Instructions**
- Input-Output and Interrupt
- Complete Computer Description

# Memory Reference Instructions

Symbol	Operation Decoder	Symbolic Description
AND	D <sub>0</sub>	$AC \leftarrow AC \wedge M[AR]$
ADD	D <sub>1</sub>	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D <sub>2</sub>	$AC \leftarrow M[AR]$
STA	D <sub>3</sub>	$M[AR] \leftarrow AC$
BUN	D <sub>4</sub>	$PC \leftarrow AR$
BSA	D <sub>5</sub>	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D <sub>6</sub>	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T<sub>2</sub> when I = 0, or during timing signal T<sub>3</sub> when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T<sub>4</sub>

## AND to AC

D<sub>0</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]

Read operand

D<sub>0</sub>T<sub>5</sub>: AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0

AND with AC

## ADD to AC

D<sub>1</sub>T<sub>4</sub>: DR  $\leftarrow$  M[AR]

Read operand

D<sub>1</sub>T<sub>5</sub>: AC  $\leftarrow$  AC + DR, E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0

Add to AC and store carry in E

# Memory Reference Instructions

**LDA: Load to AC**

$D_2T_4:$   $DR \leftarrow M[AR]$   
 $D_2T_5:$   $AC \leftarrow DR, SC \leftarrow 0$

**STA: Store AC**

$D_3T_4:$   $M[AR] \leftarrow AC, SC \leftarrow 0$

**BUN: Branch Unconditionally**

$D_4T_4:$   $PC \leftarrow AR, SC \leftarrow 0$

**BSA: Branch and Save Return Address**

$M[AR] \leftarrow PC, PC \leftarrow AR + 1$

Memory, PC, AR at time T4

20	0	BSA	135
PC = 21	Next instruction		
AR = 135			
136	Subroutine ↓		
	1	BUN	135

Memory, PC after execution

20	0	BSA	135
21	Next instruction		
135	21		
PC = 136	Subroutine		
	<div>↓</div>		
	1	BUN	135

# Memory Reference Instructions

## BSA:

$D_5T_4: M[AR] \leftarrow PC, AR \leftarrow AR + 1$

$D_5T_5: PC \leftarrow AR, SC \leftarrow 0$

## ISZ: Increment and Skip-if-Zero

$D_6T_4: DR \leftarrow M[AR]$

$D_6T_5: DR \leftarrow DR + 1$

$D_6T_4: M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

# Flow Chart - Memory Reference Instructions

