Computer System Architecture MCQ 01

- 1. RTL stands for:
- a. Random transfer language
- b. Register transfer language
- c. Arithmetic transfer language
- d. All of these
- 2. Which operations are used for addition, subtraction, increment, decrement and complement function:
- a. Bus
- b. Memory transfer
- c. Arithmetic operation
- d. All of these
- 3. Which language is termed as the symbolic depiction used for indicating the series:
- a. Random transfer language
- b. Register transfer language
- c. Arithmetic transfer language
- d. All of these
- 4. The method of writing symbol to indicate a provided computational process is called as a:
- a. Programming language
- b. Random transfer language
- c. Register transfer language
- d. Arithmetic transfer language
- 5. In which transfer the computer register are indicated in capital letters for depicting its function:
- a. Memory transfer **b.** Register transfer
- c. Bus transfer d. None of these
- 6. The register that includes the address of the memory unit is termed as the ____:
- a. MAR
- b. PC
- c. IR
- d. None of these
- 7. The register for the program counter is signified as :
- a. MAR **b.** PC
- c. IR d. None of these
- 8. In register transfer the instruction register as:
- a. MAR
- b. PC
- **c. IR** d. None of these
- 9. In register transfer the processor register as:
- a. MAR
- b. PC
- c. IR
- d. RI
- 10. How many types of micro operations:
- a. 2
- b.
- c. 6
- d. 8

- 11. Which are the operation that a computer performs on data that put in register:
- a. Register transfer b. Arithmetic
- c. Logical
- d. All of these
- 12. Which micro operations carry information from one register to another:
- a. Register transfer b. Arithmetic
- c. Logical
- d. All of these
- 13. Micro operation is shown as:
- a. R1→R2
- b. R1←R2
- c. Both
- d. None
- 14. In memory transfer location address is supplied by____ that puts this on address bus:
- a. ALU
- b. CPU
- c. MAR
- d. MDR
- 15. How many types of memory transfer operation:
- a. 1
- b. 2
- c. 3 d.

4

- 16. Operation of memory transfer are:
- a. Read
- b. Write
- c. Both
- d. None
- 17. In memory read the operation puts memory address on to a register known as :
- a. PC
- b. ALU
- c. MAR
- d. All of these
- 18. Which operation puts memory address in memory address register and data in DR:
- a. Memory read
- b. Memory write
- c. Both
- d. None
- 19. Arithmetic operation are carried by such micro operation on stored numeric data available in____:
- a. Register
- b. Data
- c. Both
- d. None
- 20. In arithmetic operation numbers of register and the circuits for addition at _____:
- a. ALU
- b. MAR
- c. Both
- d. None
- 21. Which operation are implemented using a binary counter or combinational circuit:
- a. Register transfer **b.**
- r **b.** Arithmetic
- c. Logical
- d. All of these
- 22. Which operation is binary type, and are performed on bits string that is placed in register:
- a. Logical micro operation
- b. Arithmetic micro operation
- c. Both
- d. None

MCQ	
23. A micro operation every bit of a register is	a: 33. In organization of a digital system register
a. Constant b. Variable	transfer of any digital system therefore it is called:
c. Both d. None	a. Digital system b. Register
	c. Data d. Register
24. Which operation is extremely useful	l in transfer level
serial transfer of data:	
a. Logical micro operation	34. The binary information of source register
b. Arithmetic micro operation	chosen by:
c. Shift micro operation	a. Demultiplexer b. Multiplexer
d. None of these	c. Both d. None
25. Which language specifies a digital s	vstem 35. Control transfer passes the function via
which uses specified notation:	control:
a. Register transfer b. Arithmetic	a. Logic b. Operation
c. Logical d. All of these	c. Circuit d. All of these
26. IR stands for:	36. Register are assumed to use positive-edge-
a. Input representation	triggered:
b. Intermediate representation	a. Flip-flop b. Logics
c. Both d. None	c. Circuit d. Operation
27. HDL stands for:	37. IDE stands for:
a. Human description language	a. Input device electronics
b. Hardware description language	b. Integrated device electronic
c. Hardware description land	c. Both d. None
d. None of these	
	38. ATA stands for:
28. VPCC stands for:	a. Advance technology attachment
a. Variable portable C compiler	b. Advance teach attachment
b. Very portable C compiler	c. Both d. None
c. Both	
d. None	39. The memory bus is also referred as:
	a. Data bus b. Address bus
\mathcal{E}	s a c. Memory bus d. All of these
sequential logic system in which flip-flops	
gates are constructed:	40. How many parts of memory bus:
a. Digital system b. Register	a. 2 b. 3
c. Data d. None	c. 5 d. 6
30. High level language C supports re	gister 41. A three state gate defined as:
transfer technique for application:	a. Analog circuit b. Analog fundamentals
a. Executing b. Compiling	c. Both a&b d. Digital circuit
c. Both d. None	J
	42. In 3 state gate two states act as signals equal to:
31. A counter is incremented by one and me	
unit is considered as a collection of:	c. None of these d. Both a & b
a. Transfer register b. Storage registe	
c. RTL d. All of these	43. In 3 state gate third position termed as high
22 Which is the straight formers	impedance state which acts as:
32. Which is the straight forward re	=
transfer the data from register to another re	gister c. None of these d. All of above
temporarily: a. Digital system	AA In avery transfer calcution of register by his is
	44. In every transfer, selection of register by bus is decided by:
d. Register transfer operations	
u. Register transfer operations	c. All signal d. All of above

hich shift is used for signed binary number: Logical b. Arithmetic Both d. None of these ithmetic left shift is used to multiply d number by: Dne b. Two Three d. All of these we variable of correspond to are register: RAM b. RTL ALU d. MAR which shift is used to divide d number by two: Logical right-shift Arithmetic right shift Logical left shift arithmetic left shift
b. Arithmetic Both d. None of these ithmetic left shift is used to multiply d number by: Dne b. Two Three d. All of these we variable of correspond to the register: RAM b. RTL ALU d. MAR which shift is used to divide d number by two: Logical right-shift Arithmetic right shift arithmetic left shift arithmetic left shift
Three d. All of these the variable of correspond to the register: RAM b. RTL ALU d. MAR which shift is used to divided number by two: Logical right-shift Arithmetic right shift Logical left shift arithmetic left shift
are register: RAM b. RTL ALU d. MAR which shift is used to divid d number by two: Logical right-shift Arithmetic right shift arithmetic left shift
d number by two: Logical right-shift Arithmetic right shift Logical left shift Arithmetic left shift
ift left is equal to: t iply by two by two
le by two ract by two

Both d. None of these

МCQ		4
Com	puter System Architecture MCQ 02	11. As the instruction length increases
	is a command given to a computer to	of instruction addresses in all
_	orm a specified operation on some given data:	the instruction is:
a.	An instruction b. Command	a. Implicit inclusion
c.	Code d. None of these	b. Implicit and disadvantageous
		c. Explicit and disadvantageous
2.	An instruction is guided by to perform	d. Explicit and disadvantageous
work	according:	
	C b. ALU c. Both a and b d. CPU	12is the sequence of operations
a. 1	C 0. ALC C. Both a and b u. CI C	
2	TD	performed by CPU in processing an instruction:
3.	Two important fields of an instruction are:	a. Execute cycle
a.	Opcode b. Operand	b. Fetch cycle
c.	Only a d. Both a & b	c. Decode
		d. Instruction cycle
4.	Each operation has its opcode:	·
a.	Unique b. Two	13. The time required to complete
	<u>=</u>	*
c.	Three d. Four	one instruction is called:
		a. Fetch time
5.	which are of these examples of Intel 8086	b. Execution time
opco	des:	c. Control time
•		d. All of these
a.	MOV b. ADD c. SUB	6. 1 1. 1 1. 1 1. 1 1. 1
d.	All of these	14is the step during which a
u.	All of these	*
		new instruction is read from the memory:
	specify where to get the source and	a. Decode
desti	nation operands for the operation specified by	b. Fetch
the	:	c. Execute
a. –	Operand fields and opcode	d. None of these
b.	Opcode and operand	d. Trone of these
		15 is the stan during which the
c.	Source and destination	15is the step during which the
d.	CPU and memory	operations specified by the instruction are executed:
		a. Execute
7.	The source/destination of operands can be	b. Decode
the	or one of the general-purpose register:	c. Both a& b
a.	Memory b. One	d. None of these
c.	both d. None of these	
С.	d. None of these	16. Decode is the step during
0	The second of second se	1
8.	The complete set of op-codes for a particular	which instruction is:
micro	oprocessor defines the set for that	a. Initialized
proce	essor:	b. Incremented
a.	Code b. Function	c. Decoded
c.	Module d. Instruction	d. Both b & c
С.	inodate di limbil delloli	d. Both & & C
0	William to the mode of the miliam to the first	17 The instanction for the convertion is indicated for
9.	Which is the method by which instructions	17. The instruction fetch operation is initiated by
are se	elected for execution:	loading the contents of program counter into
a.	Instruction selection	the and sends request to memory:
b.	Selection control	a. Memory register and read
c.	Instruction sequencing	b. Memory register and write
d.	All of these	c. Data register and read
u.	in of these	· ·
10 5		d. Address register and read
	The simplest method of controlling sequence	
of ins	struction execution is to have	18. The contents of the program counter is the
each	instruction explicitly specify:	of the instruction to be run:
a.	The address of next instruction to be run	a. Data
b.	Address of previous instruction	b. Address
	Both a & b	
C.		c. Counter
d.	None of these	d. None of these

MCQ	3
19. The instruction read from memory is then	27are the codes tha
placed in the and contents of program	represent alphabetic characters, punctuation mark
counter is so that it contains the address	and other special characters:
of instruction in the program:	a. Alphanumeric codes
a. Program counter, incremented and next	b. ASCII codes
b. Instruction register, incremented and previous	c. EBCDIC codes
c. Instruction register, incremented and next	d. All of these
d. Address register, decremented and next	d. All of these
d. Address register, decremented and next	28. Abbreviation ASCII stands for:
20. Execution of instruction specified	
^	
by instruction to perform:	interchangeb. Abbreviation standard code for information
a. Operation	
b. Operands	interchange
c. Both a & b	c. Both
d. None of these	d. None of these
21 is a symbolic representation of	29. How many bit of ASCII code:
discrete elements of information:	a. 6
a. Data	b. 7
b. Code	c. 5
c. Address	d. 8
d. Control	30. Which code used in transferring code
22. Group of binary bits(0&1) is known as:	information from keyboards and to compute
T. 1	· · · · · · · · · · · · · · · · · · ·
•	display and printers: a. ASCII
b. Digit code	
c. Symbolic representation	b. EBCDIC
d. None of these	c. Both
22 A	d. None of these
23. A group of 4 binary bits is called:	21 William 1
a. Nibble	31. Which code used to represent numbers, letters
b. Byte	punctuation marks as well as control characters:
c. Decimal	a. ASCII
d. Digit	b. EBCDIC
	c. Both
24. BCD uses binary number system to	d. None of these
specify decimal numbers:	22 11 1 7 77 77 77
a. 1-10	32. abbreviation EBCDIC stand for:
b. 1-9	a. Extended binary coded decima
c. 0-9	interchange code
d. 0-10	b. External binary coded decimal interchang
25. The are assigned according to	codec. Extra binary coded decimal interchange code
	c. Extra binary coded decimal interchange coded. None of these
the position occupied by digits:	u. INOHE OF THESE
a. Volume	22 How many his of EDCDIC 1-
b. Weight	33. How many bit of EBCDIC code:
c. Mass	a. 7
d. All of these	b. 8
26 what is the DCD for a decision 1 1 770	c. 5
26. what is the BCD for a decimal number 559:	d. 9
a. [0101 0101 1001] _{BCD}	A. W
	34. Which code the decimal digits are represente
,	
c. [0101 1001 1001]	by the 8421 BCD code preceded by 1111:
c. [0101 1001 1001]	a. ASCII
c. [0101 1001 1001]	a. ASCII b. EBCDIC
c. [0101 1001 1001]	a. ASCII

MCQ	6
35 has the property that corrupting or	43. Which method is used to detect double error
garbling a code word will likely produce a bit string	and pinpoint erroneous bits:
that is not a code word:	a. Even parity method
a. Error deleting codes	b. Odd parity method
b. Error detecting codes	c. Check sum method
c. Error string codes	d. All of these
d. None of these	d. All of these
26 Which is method used most simple and	44. A code that is used to correct error is called a
36. Which is method used most simple and commonly:	a. Error detecting code
a. Parity check method	b. Error correcting code
b. Error detecting method	c. Both
c. Both	d. None of these
d. None of these	d. None of these
d. None of these	45. A receivedwith a bit error will b
37. Which is the method of parity:	closer to the originally transmitted code word that
a. Even parity method	to any other code word:
	·
b. Odd parity method	
c. Both	b. Non code word
d. None of these	c. Decoding
	d. All of these
38. The ability of a code to detect single errors can	
be stated in term of the:	46. Which code word was originally transmitted t
a. Concept of distance	produce a received word is called:
b. Even parity	a. Non code word
c. Odd parity	b. Code word
d. None of these	c. Decoding
	d. None of these
39. The first n bit of a code word called	
may be any of the 2 ⁿ n- bit string	47. The hardware that does this is an:
minimum error bit:	a. Error detecting decoder
a. Information bits	b. Error correcting decoder
b. String bits	c. Both
c. Error bits	d. None of these
d. All of these	49 Hamming godes was developed in
40. A code in which the total number of 1s in a	48. Hamming codes was developed in
valid (n+1) bit code word is even, this is called an	a. 1953
valid (II+1) bit code word is even, this is called all	
;	b. 1950
a. Even parity code	c. 1945
b. Odd parity code	d. 1956
c. Both	
d. None of these	49 between two code words i
	defined as the number of bits that must be change
41. A code in which the total number of 1s in a	for one code to another:
valid (n+1)bit code word is odd and this code is	a. Hamming codes
called an:	b. Hamming distance
a. Error detecting code	c. Both
b. Even parity code	d. None of these
c. Odd parity code	
d. None of these	50. It is actually a method for constructing code
d. None of these	with a minimum distance of:
42. a code is simply a subset of the vertices of the	
-2. a code is simply a subset of the vertices of the	a. 2 b. 4
a. n bit b. n cube	
	c. 3
c. n single d. n double	d. 5

4-M(Q	
51. The bit position in a can be	59. Which unit provide status, timing and control
numbered from 1 through 2 ⁱ -1:	signal:
a. Hamming code word	a. Timing and control unit
b. Hamming distance word	b. Memory unit
c. Both	c. Chace unit
d. None of these	d. None of these
52. Each check bit is grouped with the information	60. Which unit acts as the brain of the computer
bits as specified by a:	which control other peripherals and interfaces:
a. Parity check code	a. Memory unit
b. Parity check matrix	b. Cache unit
c. Parity check bit	c. Timing and control unit
d. All of these	d. None of these
53. The pattern of groups that have odd parity	61. It contains thestack for PC
called themust match one of the of	storage during subroutine calls and
columns in the parity check matrix:	input/output interrupt services:
a. Syndrome	a. Seven- level hardware
b. Dynodes	b. Eight- level hardware
c. Both	c. One- level hardware
d. None of these	d. Three- level hardware
54. Which are designed to interpret a specified	62. Which unit works as an interface between the
number of instruction code:	processor and all the memories on chip or off-chip:
a. Programmer	a. Timing unit
b. Processors	b. Control unit
c. Instruction	c. Memory control unit
d. Opcode	d. All of these
55. Which code is a string of binary digits:	63. The maximum clock frequency is:
a. Op code	a. 45 MHZ
b. Instruction code	b. 50 MHZ
c. Parity code	c. 52 MHZ
d. Operand code	d. 68 MHZ
56. The list of specific instruction supported by the	64 is given an instruction in machine
CPU is termed as its:	language this instruction is fetched from the
a. Instruction code	memory by the CPU to execute:
b. Parity set	a. ALU
c. Instruction set	b. CPU
d. None of these	c. MU
1,010 01 01000	d. All of these
57is divided into a number of fields	
and is represented as a sequence of bits:	65. Which cycle refers to the time period during
a. instruction	which one instruction is fetched and executed by
b. instruction set	the CPU:
c. instruction code	a. Fetch cycle
d. parity code	b. Instruction cycle
	c. Decode cycle
58. Which unit is necessary for the execution	d. Execute cycle
of instruction:	
a. Timing	66. How many stages of instruction cycle:
b. Control	a. 5
c. Both	b. 6
d. None of these	c. 4
	d. 7

b.

c. d.

world via I/O device

All of these

processing unit

and flags:

a. b.

c.

d.

Save interrupt

All of these

Service interrupt

Input/output interrupt

exchange of information with the outside

Transfer of data internally with in the central

Performs of the basic arithmetic operations

A-MCQ	9
86 of information in a human	99. How many major component make up the
brain and a computer happens differently:	CPU:
a. Intelligence b. Storage	a. 4 b. 3 c. 6 d. 8
c. Versatility d. Diligence	
	100. Which register holds the current
87. Which are the basic operation for converting:	instruction to be executed:
a. Inputting b. Storing c. Processing	a. Instruction register
d. Outputting e. Controlling	b. Program register
f. All of these	c. Control register
	d. None of these
88. The control unit and arithmetic logic unit are	101. Which register holds the next instruction
know as the:	to be executed:
a. Central program unit b. CPU	a. Instruction register
c. Central primary unit d. None	b. Program register
00 William 11	c. Program control register
89. Which unit is comparable to the central	d. None of these
nervous system in the human body:	100
a. Output unitb. Control unitc. Input unitd. All of these	Each instruction is also accompanied by
c. Input unit d. All of these	a:
of the primary memory of the	a. Microprocessorb. Microcode
90 of the primary memory of the computer is limited:	b. Microcodec. Both
a. Storage capacity b. Magnetic disk	d. None of these
c. Both d. None of these	d. None of these
c. Both d. None of these	103. Which are microcomputers commonly
91. Information is handled in the computer by	used for commercial data processing, desktop
:	publishing and engineering application:
a. Electrical digit b. Electrical component	a. Digital computer
c. Electronic bit d. None of these	b. Personal computer
	c. Both
92. 0 and 1 are know as:	d. None of these
a. Byte b. Bit c. Digits d. Component	
	104. Which microprocessor has the control
93. 0 and 1 abbreviation for:	unit, memory unit and arithmetic and logic unit:
a. Binary digit b. Octal digit	a. Pentium IV processor
c. Both d. None of these	b. Pentium V processor
	c. Pentium III processor
94. How many bit of nibble group:	d. None of these
a. 5 b. 4 c. 7 d. 8	
	105. The processing speed of a computer
95. How many bit of bytes:	depends on theof the system:
a. 3 b. 4 c. 6 d. 8	a. Clock speed
	b. Motorola
96. Which is the most important component of a	c. Cyrix
digit computer that interprets the instruction and	d. None of these
processes the data contained in computer programs:	10C WILL.
a. MU b. ALU c. CPU d. PC	106. Which microprocessor is available with a
07 Which next most are the hour 6.4	clock speed of 1.6 GHZ:
97. Which part work as a the brain of the computer	a. Pentium IIIb. Pentium IIc. Pentium IVd. All of these
and performs most of the calculation:	c. Pentium IV d. All of these
a. MU b. PC c. ALU d. CPU	107. Which processor are used in the most
98. Which is the main function of the computer:	107. Which processor are used in the most personal computer:
	a. Intel corporation's Pentium
a. Execute of programsb. Execution of programs	b. Motorola corporation's
c. Both	c. Both
d None of these	d None of these

COA-MCQ10 Computer System Architecture MCQ 03 9. By whom address of external function in the assembly source file supplied by _____ when ____is the first step in the evolution of activated: programming languages: Assembler a. machine language Linker b. a. assembly language b. c. Machine code language Code c. d. d. none of these 10. An_____ -o option is used for: 2. Mnemonic refers to: Input file a. Instructions External file a. b. Code **Output file** b. c. **Symbolic codes** None of these d. c. d. Assembler 11. The assembler translates ismorphically_ 3. Mnemonic represent: mapping from mnemonic in these statements to machine instructions: a. **Operation codes** Strings 1:1 b. c. Address 2:1 None of these 3:3 d. c. d. 4:1 4. To represent addresses in assembly language 12. Assembler works in phases: we use: **String characters** 1 a. Arravs b. 3 b. Structure 2 c. c. d. Enum 4 5. Assembler works 13. The assembler in first pass reads the program to convert assembly language program into machine language: to collect symbols defined with offsets in a Before the computer can execute it table After the computer can execute it Hash table b. a. In between execution Symbol table c. b. All of these d. Both a& b c. None of these generation computers use assembly 6. language: 14. In second pass, assembler creates _____in binary format for every instruction in program and a. First generation Third generation then refers to the symbol table to giving every b. second generation symbol an_____ relating the segment. c. fourth generation Code and program d. a. Program and instruction b. 7. Assembly language program is called: Code and offset c. Object program All of these a. d. Source program b. Oriented program 15. which of the 2 files are created by the c. All of these assembler: d. List and object file a. 8. To invoke assembler following command are Link and object file b. given at command line: Both a & b c. \$ hello.s -o hello.o None of these a. d. \$as hello.s -o o b. \$ as hello -o hello.o 16. In which code is object file is coded: C d. \$ as hello.s —o hello.o Link code a. Decimal code b. Assembly code c. d. Binary code

-MCQ	11
17. which type of errors are detected by the	26. Assembler is a:
assembler:	a. Interpreter
a. syntax error	b. Translator
b. logical error	c. Exchanger
c. run time error	d. None of these
d. none of these	
	27. A processor controls repetitious
18. MOVE AX BX in this LINES OF CODE what	writing of sequence:
type of error is declared:	a. Macro
a. Undeclared identifier MOVE	b. Micro
b. undeclared identifier AX	c. Nano
c. Accept as a command	d. All of these
d. Not look in symbol table	d. All of these
d. Not look ill symbol table	29 IPM 260 type lenguage is example which
10. In given lines of eads MOV AV DI have	28. IBM-360 type language is example which
19. In given lines of code MOV AX,BL have	supporting language:
different type of operands according to assembler	a. Micro
for 8086 architecture these identifiers must be of:	b. Macro
a. Different type only in byte	c. Both a & b
b. Same type either in word or byte	d. None of these
c. Both a & b	
d. None of these	29 is attached to using macro
	instruction definition:
20. What type of errors are not detected	a. Name
by assemblers:	b. Definition
a. Syntax error	c. Identifier
b. Run time error	d. All of these
c. Logical error	
d. All of these	30. END of macro definition by:
	a. NAME
21serves as the purpose of documentation	b. MEND
only:	c. DATA
a. List b. object	d. MEMORY
c. link d. code	
	31. Process of replacing the sequence of lines of
22. An assembler is a utility program that	codes is known as:
performs:	a. Expanding die macro
a. Isometric translation	b. Expanding tri macro
b. Isomorphic translation	c. Tetra macro
	d. None of these
c. Isochoric translationd. None of these	d. None of these
d. None of these	22 A management that limbs account management is
22 A	32. A program that links several programs is
23. Assemblers are of 2 types:	called:
a. 1 pass	a. Linker
b. 2 pass	b. Loader
c. both a & b	c. Translator
d. none of these	d. None of these
24. CP/CMS assembly language was written in	33address is not assigned by linker:
assembler:	a. Absolute
a. S/340 b. S-350	b. Relative
c. S/320 d. S/360	c. Both a & b
	d. None of these
25. ASM-H widely usedassembler:	
a. S/370	
b. S/380	
c. S/390	
· · · · · · · · · · · · · · · · · · ·	

d.

S/360

-МСС	2	12	5
34.	address is provided by linker to		
	dules linked together that starting from:	41.	which of the following are types of assemble
	e e <u> </u>	enti	
a.	Absolute and 0		
b.	Relative and 0	a.	Absolute entities
c.	Relative and 1	b.	Relative entities
d.	Relative and 3	c.	Object program
٠.		d.	All of these
35.	A linker is also known as:		
	Think is the time of time of the time of time of the time of the time of t	42	have addresses where instructions a
a.	Binder		ed along with address of working storage:
b.	Linkage editor	5101	ed thong with address of working storage.
c.	Both a & b	a.	Relative entities
d.	None of these	а. b.	Absolute entities
u.	None of these		
26	Looding is with the tools of stores	C.	Both a & b
	Loading is with the task of storage	d.	None of these
	nagement of operating system and	12	A1 1 4 442 1 1 1
mos	stly preformed after assembly:		Absolute entities arewhom values
	.		ify storage locations that are independent
a.	Bound	resu	llting machine code:
b.	Expanded	a.	
c.	Overlaps	b.	\mathcal{E}
d.	All of these	c.	
		d.	Operation codes
37.	contain library program have to be	e.	All of these
indi	cated to the loader:	44.	A module contains machine code with
		spec	cification on:
a.	Externally defined	a.	Relative addresses
b.	Internally defined	b.	Absolute addresses
c.	Executable file	c.	Object program
d.	All of these	d.	None of these
38.	It is the task of theto locate	45.	After actual locations for main storage a
	ernally defined symbols in programs, load them		wn, aadjusts relative addresses to the
	o memory by placing theirof symbols		al locations:
	alling program:	a.	Relocating loader
111 0	uning programs	b.	Locating loader
a.	Loader and name	c.	Default loader
b.	Linker and values	d.	None of these
	Linker and values Linker and name	u.	Tione of these
c. d.	Loader and values	16	If there is a module from single source
u.	Luauer and values		If there is a module from single source guage only that does not contain any extern
20	Links and a link file containing himsen		
	Linker creates a link file containing binary		rences, it doesn't need a linker to load it and
	es and also produces containing ress information on linked files:	Ioac	led:
		a.	Indirectly
a.	Link map	b.	Directly
b.	Map table	c.	Extending
c.	Symbol map	d.	None of these
d.	None of these	- -	
<i></i> -		47	Modern assemblers for RISC base
40	how many types of entities contained by		nitectures make optimization of instruction
	embler to handle program:		eduling to make use of CPUefficiently
	4		Pipeline
a. b		a.	
b.	2	b.	Without pipeline
c.	3	C.	Both a & b
d.	5	d.	None of these

MCQ	14
64. To design a program it requires:	72means that one of two alternati
a. Program specification	sequences of instruction is chosen based on logic
b. Code specification	condition:
c. Instruction specification	a. Sequence
d. Problem specification	b. Selection
d. Troblem specification	
65 Testing halps to ansura of the progress	c. Repetition am d. None of these
65. Testing helps to ensureof the progra	ini d. None of these
for use within a system:	
a. Quality, accuracy and except	73is sequence of instructions
b. Quality, accuracy and acceptance	executed and repeated any no. of times in loop un
c. Design, assurance and acceptance	logical condition is true:
d. Quality, accuracy and development	
66. An unstructured program uses a	
approach to solve problems:	b. Repetition
	c. Both a & b
a. Linear	d. None of these
b. Top down	
c. Both a & b	74. Ais a small program test
d. None of these	separately before combining with final program:
67. In a complex program, theoverlaps:	a. Module
or. In a complex program, theoverlaps.	a. Module b. Block
a Duonahina	
a. Branching	
b. Condition	d. none of these
c. Both a & b	
d. None of these	75uses various symbols to represe
	function within program and
68. How many structures structured programs a	arerepresentation:
written:	
_	a. Flowchart, pictorial
a. 3	b. Algorithm, pictorial
b. 2	c. Pictorial, flowchart
c. 1	d. None of these
d. 6	
	76Avoid crossing flow lines:
69. following are structured programs written	in
simple structures:	a. Flowchart
-	b. Algorithm
a. Sequence	c. Both a & b
b. Selection	d. None of these
c. Iteration	
d. All of these	77. A flow chart is drawn from top to botto
THE OF THESE	and:
70. Iteration also called:	unu
70. Iteration also canca.	a. Right to left
a Danatition	
a. Repetition	b. Only right
b. Straight	c. Left to right
c. Selection	d. Only left
d. Sequence	78 Flowshort that avoid mass should
71 In instructions are 6-11 1	78. Flowchart that exceed page should
71. Ininstructions are followed one af	
the other in the preset order in which they appe	
within program:	a. Connectors
a. Sequence	b. Interconnections
b. Selection	c. Connections
c. Break	d. None of these
d. Iteration	

MCQ	15
79is useful to prepare detailed program	86. After compilation of the program ,the operati
documentation:	system of computer activates:
a. Flowchart	a. Loader
b. Algorithm	b. Linker
c. Both a & b	c. Compiler
d. None of these	d. None of these
80. Pseudo means:	87. The linker has utilities needed towithin the translated program:
a. Imitation	
b. Imitate	a. Input
c. In imitation	b. Output
d. None of these	c. Processing
	d. All of these
81. Preparing the pseudocode requires	
time than drawing flowchart:	88. Flowchart is a representation of
	algorithm:
a. Less	
b. More	a. Symbolic
c. Optimum	b. Diagrammatic
d. None of these	c. Both a & b
	d. None of these
82. There isstandard for preparing	
pseudocode instructions:	89. In flow chart symbols theoperati
	represents the direction of flow:
a. No	a. Connector
b. 4	b. Looping
c. 2	c. Arrows
d. 6	d. Decision making
83are used to translate high level language	90. Which register is memory pointer:
instructions to a machine code:	a. Program counter
	b. Instruction register
a. Translators	c. Stack pointer
b. Interpreters	d. Source index
c. Compilers	
d. None of these	91. How many approaches are used to desi
	control unit:
84. The compilertranslate a	a. 2
program code with any syntax error:	b. 3
	c. 4
a. Can	d. 5
b. Cannot	
c. Without	92. Which are the following approaches used
d. None of these	design control unit:
	a. Hardwired control
85. Before checking the program for errors in	b. Microprogrammed control
translating code into machine language the high	c. Both a & b
level language code is loaded into:	d. None of these
a. Register	93. Cache memory is located between ma
b. Memory	memory and:
c. Data	a. CPU
d. CPU	b. Memory
u. CI U	c. Both a & b
	d. None of these
	u. INOHE OF HIESE

-MCQ	10
94arrow represents the value obtained by	101. A subroutine called by another
evaluating right side expression/variable to the left side variable:	subroutine is called: a. Nested
	b. For loop
a. Forth	c. Break
b. Inbetween	d. Continue
c. Back	
d. None of these	102. The extent nesting in subroutine is limited only by:
95. A is written as separate unit, apart	a. Number of available Stack locations
from main and called whenever necessary:	b. Number of available Addressing locations
a. Subroutine	c. Number of available CPU locations
b. Code	d. Number of available Memory locations
c. Block	103. Which are of the following instructions
d. None of these	of hardware subroutines:
	a. SCAL
96uses the stack to store return address	b. SXIT
of subroutine:	c. Both a & b
CDU	d. None of these
a. CPU	104 Immentance in least workship and index
b. Microprocessor	104. Importance in local variable and index
c. register	registers in subroutine does: a. Alter
d. memory	a. Alter b. Not alter
07 A subrouting is implemented with 2 associated	
97. A subroutine is implemented with 2 associated instructions:	c. Both a & b d. None of these
insu actions.	d. None of these
a. CALL	105. Markers in subroutine cannot be
b. RETURN	accepted as limits whereas this markers stands for:
c. Both a & b	•
d. None of these	a. Top of stack
	b. Bottom of stack
98. Call instruction is written in the	c. Middle of stack
program:	d. All of these
a. Main	106. Subroutines are placed in identical
b. Procedures	section to caller so that SCAL and SXIT
c. Program	overpass divison limits:
d. Memory	a. Don't
	b. Does
99. Return instruction is written in to	c. Cross
written to main program:	d. By
a. Subroutine	107subroutine declaration come
b. Main program	after procedure announcement:
c. Both a & b	a. Global b. Local
d. None of these	c. Both a & b d. None of these
100. When subroutine is called contents of	108. subroutines are invoked by using
program counter is location address of	their in a subroutine call statement and
instruction following call instruction is	replacing formal parameters with
stored onand program execution is	parameters:
transferred to address:	a. Identifier and formal
a. Non executable, pointer and subroutine	b. Identifier and actual
b. Executable, Stack and Main program	c. Expression and arguments
c. Executable, Queue and Subroutine	d. None of these
d Evacutable Stack and Subrouting	

МCQ		17 :
109.	Parameters can be stacked byjust as with procedures:	116. In what type of subroutine actual parameters are passed through the main program to formal parameters in the related subroutine:
a.	Asterisk(*)	•
b.	Arrow	a. Internal
c.	Line	b. External
d.	Pipeline	c. Both a & b
		d. None of these
110.	The subroutines are determined by	
funct	tioning ofinstructions:	117. By defining theregister as
0	SCAL and SXIT	last in first out stack the sequence can handle nested subroutines:
a. b.	only SCAL	~
	only SXIT	a. S b. J
c. d.	none of these	c. R
u.	none of these	d. T
111.	Call is subroutine call:	u. 1
111.	Can is subfoutifie can.	118. Thestack can be 4-word
a.	Conditional	memory addressed by 2 bits from an up/down
а. b.	Unconditional	counter known as the stack pointer:
c.	Both a & b	a. FIFO
d.	None of these	b. PIPO
u.	None of these	c. SISO
112.	A flag is athat keep track of a	d. LIFO
	ging condition during computer run:	u. LIFO
Chan	ging condition during computer run.	119. getchar :: IO char in this given function
a.	Memory	what is indicated by IO char:
b.	Register	a. when getchar is invoked it returns a
c.	Controller	character
d.	None of these	b. when getchar is executed it returns a character
u.	Trone of these	c. both a & b
113.	When a subroutine is the	d. none of these
	meters are loaded onto the stack and SCAL is	u. 110110 01 111650
exect		120. If we define putchar function in putchar
0.100		:: char -> IO () syntax than character input as an
a.	Executed	argument and returns:
b.	Invoked	a. Useful value
c.	Ended	b. Get output
d.	Started	c. Get no output
		d. None of these
114.	Subroutine is called:	
		121. The front panel display provides lights as
a.	In Same program	green LED represent and red LED represent
b.	In external program	for device programmer who writes
c.	Both a & b	input/output basic:
d.	None of these	a. Busy and Error
		b. Error and Busy
115.	If internal subroutine is called global	c. Busy and Busy
	is used to pass values defining parameters	d. Error and Error
	eenprogram and defined:	•
•		122. The input data for processing uses the
a.	Main and subroutine	standard input device which by default is a
b.	Local and subroutine	:
c.	Global and subroutine	a. Mouse
d.	Global and main	b. Scanner
		c. Keyboard
		d. Monitor
		=:= ==== ==

-МСС	2	18
123.	<u>.</u>	130program converts machine
stan	darddevice which by default is	instructions into control signals:
com	puter screen:	a. Control memory program
		b. Control store program
a.	Input	c. Both a & b
b.	Output	d. Only memory
c.	Both a & b	who coined the term micro program in
d.	None of these	1951:
124.	→	a. T.V. Wilkes
mici	ro operations termed as:	b. M.V. Wilkesc. S.V. Wilkes
a.	Micro instructions	d. D.V. Wilkes
b.	Mini instructions	
c.	Both a & b	132. what is full form of EDSAC:
d.	None of these	a. Electronic delay source accumulator
		calculator
125.	For each micro operation the control unit	b. Electronic delay storage automatic code
	erates set of signals:	c. Electronic destination source automatic
U		calculator
a.	Control	d. Electronic delay storage automatic
b.	Address	calculator
c.	Data	133. Who led to development of read –only
d.	None of these	magnetic core matrix for use in control unit of
		small computer at IBM's laboratory:
126.	Sequence of microinstructions is termed	
as m	nicro program or:	a. John Fairclough's
		b. Johny fairclough
a.	Hardware	c. Mr. Redcliff
b.	Software	d. M.V. Wilkes
c.	Firmware	
d.	None of these	134. From1961-1964 John fairclough's
		research played an important role to pursue full
127.	1 8	range of compatible computers as system:
<u>c:</u>	written in microcode and stored in	- G4/260
	ware which is also referred as:	a. System/360
a.	Interpreter and control memory	b. System/460
b.	Translator and control store	c. System/560
c.	Translator and control memory	d. System/780
d. 128.	Interpreter and Translator Compared to hardware, firmware is	135. Each microinstructions cycle is made
120.	•	· ·
orga	to design micro programmed inization:	of 2 parts:
8		a. Fetch
a.	Difficult	b. Execute
b.	Easier	c. Code
c.	Both a& b	d. Both a & b
d.	None of these	
		One of use of microprogramming to
129.	. Compared to software, firmware is	implement of processor in Intel 80x86
	to write:	and Motorola 680x0 processors whose instruction
		set are evolved from 360 original:
a.	Easier	a. Control structure
b.	Difficult	b. Without control
c.	Mediator	c. Control unit
d.	Optimum	d. Only control

$\mathcal{M}CQ$ 1	19
137. The function of these microinstructions	145. A computer having writable cont
is to issue the micro orders to:	memory is known as:
CDV	
b. Memory	b. Dynamic micro programmable
c. Register	c. Both a & b
d. Accumulator	d. None of these
	146. The control memory contains a set
138. Micro-orders generate the	words where each word is:
address of operand and execute instruction and	
prepare for fetching next instruction from the main	a. Microinstruction
memory:	\mathcal{E}
a. Physical	c. Sets
b. Effective	d. All of these
c. Logical	
d. all of above	147. During program execution content
	main memory undergo changes and, but cont
139. Which of the following 2 task are	memory has microprogram:
performed to execute an instruction by MCU:	
a. Microinstruction execution	a. Static
b. Microinstruction sequencing	· · · · · · · · · · · · · · · · · · ·
c. Both a & b d. None of these	c. Compile time
	d. Fixed
140. What is the purpose of microinstruction	
executions:	148. What happens if computer is started:
a. Generate a control signal	a. It executes "CPU" microprogram which
b. Generate a control signal to compile	sequence of microinstructions stored in ROM
c. Generate a control signal to execute	b. It executes "code" microprogram which
-	
d. All of these	sequence of microinstructions stored in ROM
	c. It executes "boot" microprogram which
141. Which microinstruction provide next	sequence of microinstructions stored in ROM
instruction from control memory:	d. It executes "strap loader" microprogr
a. Microinstruction execution	which is sequence of microinstructions stored
b. Microinstruction Buffer	ROM
c. Microinstruction decoder	
d. Microinstruction Sequencing	149. Control memory is part of t
u. Meromstraction sequencing	has addressable storage registers and used
142	
142. Which are the following components of	temporary storage for data:
microprogramed units to implement control	D 01.6
process:	a. ROM
a. Instruction register	b. RAM
b. Microinstruction address generation	c. CPU
c. Control store microprogram memory	d. Memory
d. Microinstruction Buffer	<i>,</i>
	150. How many modes the address in cont
	•
f. All of these	memory are divided:
143. Microcodes are stored as firmware in	a. 2
:	b. 3
a. Memory chips b. Registers	c. 5
c. accumulators d. none of these	d. 7
144. A control memory is stored in	151. which of the following is interrupt mo
some area of memory:	
a. Control instruction	a. Task mode
b. Memory instruction	b. Executive mode
c. Register instruction	c. Both a & b
d. None of these	d. None of these

COMPUTER ORGANIZATION AND ARCHITECTURE

a.

b.

c.

d.

memory

of CPU

Both a & b

None of these

b.

c.

d.

Reduction of bandwidth of available memory

Folders

Memory

Files

Directory

-MCQ		22
184.	Data transfers are done using:	193. Ifflag is set then control unit
a.	Multiplexer switching	issues control signals that causes program counter
b.	Demultiplexer switching	to be incremented by 1:
c.	Adder switching	·
d.	Subtractor switching	a. Zero
	6	b. One
185.	PC can be loaded from:	c. Three
a.	BR	d. Eight
b.	CR	u. Eigin
c.	AR	194. Which control unit is implemented as
d.	TR	combinational circuit in the hardware:
u.	TK .	3.6
186.	Which functions are performed by CII	a. Microprogrammed control unitb. Hardwired control unit
	Which functions are performed by CU:	
a.	Data exchange b/w CPU and memory or I/O	c. Blockprogrammed control unit
modu		d. Macroprogrammed control unit
b.	External operations	195. Microprograms are usually stored in:
c.	Internal operations inside CPU	a. ROM
d.	Both a & c	b. RAM
		c. SAM
187. CPU	Which are internal operations inside :	d. SAN
a.	Data transfer b/w registers	196. Among them which is the faster control
b.	Instructing ALU to operate data	unit:
c.	Regulation of other internal operations	a. Hardwired
d.	All of these	b. Microprogrammed
	V2 V	c. Both a & b
188.	How many paths taken by movement of	d. None of these
	in CU:	d. Trone of these
a.	3	197. For CISC architecture
b.	4	controllers are better:
c.	5	a. Microprogrammed
d.	2	b. Hardwired
u.	4	- · ·
190	2 data noths in CII are:	c. Betterwired d. None of these
189.	2 data paths in CU are:	d. None of these
a.	Internal data paths	100 E 11 C CEGM:
b.	External data paths	198. Full form of FSM is:
c.	Both a & b	a. Finite state machine
d.	None of these	b. Fix state machine
. -		c. Fun source metal
190.	is the data paths link CPU ters with memory or I/O modules:	d. All of these
a.	External data paths	199. Rules of FSM are encoded in:
b.	Internal data paths	a. ROM
c.	Boreal data paths	b. Random logic
d.	Exchange data paths	c. Programmable logic array
٠.		d. All of these
191.	is data paths there is movement	a. In or these
	ata from one register to another or b/w ALU	200. In RISC architecture access to registers
	a register:	is made as a block and register file in a particular
a.	External b. Boreal	register can be selected by using:
c.	Internal d. Exchange	a. Multiplexer
105	*****	b. Decoder
192.	<u>*</u>	c. Subtractor
a.	Master clock signal	d. Adder
b.	Instruction register c. Flags	
d.	Control signals from bus	
e.	All of these	

23

COA-MCQ

c.

Register R/W

d.

All of these

Я-МСС	2	24
Cor	mputer System Architecture MCQ 04	
1.	Which is a type of microprocessor that is	
desi	igned with limited number of instructions:	9. How many source register propagate through
a.	CPU	the multiplexers:
b.	RISC	
c.	ALU	
d.	MUX	a. 1
u.	MOX	
2	W/L:-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1 1-1	
2.	Which unit is a pipeline system helps in	
_	eding up processing over a non pipeline system:	d. 4
a.	CPU	
b.	RISC	40. **
c.	ALU	10. How many bits of OPR select one of the
d.	MUX	operations in the ALU:
3.	The group of binary bits assigned to perform	
a sp	pecified operation is known as:	a. 2
a.	Stack register	b. 3
b.	Control word	c. 4
c.	Both	d. 5
d.	None	
4.	How many binary selection inputs in the	11. five bits of OPR select one of the operation in
con	trol word:	the in control register:
a.	1	<u> </u>
b.	7	
c.	14	a. CPU
d.	28	b. RISC
u.	20	c. ALU
		d. MUX
5.	In control word three fields contain how many	
bits	·	
	1	12. The OPR field has how many bits:
a. b.	2	12. The Of K field has now many bits.
	3	
C.		. 2
d.	4	a. 2
		b. 3
_		c. 4
6. file	Three fields contains three bits each so one d has how many bits in control word:	d. 5
a.	2	
b.	4	13. In stack organization the insertion operation is
c.	5	known as:
d.	6	
		a. Pop
7.	How is selects the register that receives the	-
	ormation from the output bus:	c. Both
a.	Decoder	d. None
а . b.	Encoder Encoder	G. INOTIC
	MUX	
c.		14. In steak argonization the deletion argustics in
d.	All of these	14. In stack organization the deletion operation is known as:
8.	A bus organization for sevenregister:	a. Pop
a.	ALU	b. Push
b.	RISC	c. Both
c.	CPU	d. None
d.	MUX	G. TOHO

MCQ			
	A stack in a digital computer is a part of:		In register stack items are removed from the by using theoperation:
a.	ALU		
b.	CPU	a.	Push
c.	Memory unit	b.	Pop
d.	None of these	c.	Both
		d.	None
	In stack organization address register is known		
as t	he:		Which register holds the item that is to be ten into the stack or read out of the stack:
a.	Memory stack	WIII	tten into the stack of fead out of the stack.
а. b.	Stack pointer		
c.	Push operation	a.	SR
d.	Pop operation	b.	IR
	r -r	c.	RR
		d.	DR
17.	In register stack a stack can be organized by anumber of register:		
		23.	In register stack the top item is read from th
			k into:
a.	Infinite number		
b.	Finite number		
	D 4		SR
	Both	a.	SK
c.	None None	a. b.	IR
c. d.		b. c.	IR RR
c. d.	None	b.	IR
c. d.	None Which operation are done by increment or	b. c.	IR RR
c. d.	None	b. c. d.	IR RR DR
c. d.	None Which operation are done by increment or	b. c. d.	IR RR DR In conversion to reverse polish notation the
c. d. 18. deci	None Which operation are done by increment or rement the stack pointer:	b. c. d.	IR RR DR
c. d. 18. deci	None Which operation are done by increment or rement the stack pointer: Push	b. c. d.	IR RR DR In conversion to reverse polish notation the
c. d. 18. deci	None Which operation are done by increment or rement the stack pointer: Push Pop	b. c. d.	IR RR DR In conversion to reverse polish notation th and operations are performed at the end:
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop Both	b. c. d. 24.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop	b. c. d. 24	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop Both	b. c. d. 24 a. b. c.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop Both None	b. c. d. 24	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number	b. c. d. 24 a. b. c.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract
c. d. 18. decr	None Which operation are done by increment or rement the stack pointer: Push Pop Both None	b. c. d. 24. b. c. d.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract
c. d. 18. decr a. b. c. d.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word	b. c. d. 24. b. c. d.	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for:
c. d. 18. decr a. b. c. d.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word	b. c. d. 24. b. c. d. 25.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation
c. d. 18. decr a. b. c. d. 19. a. b. c.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word	b. c. d. 24. b. c. d. 25.	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation
c. d. 18. decr a. b. c. d. 19. of a. b. c.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word	b. c. d. 24 a. b. c. d. 25. a. b. c.	IR RR DR In conversion to reverse polish notation that and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation
c. d. 18. decr a. b. c. d. 19. of a. b. c.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word	b. c. d. 24 a. b. c. d. 25.	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation
c. d. 18. decri a. b. c. d. 19. c. d.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these The stack pointer contains the address of the	b. c. d. 24. a. b. c. d. 25.	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these
c. d. 18. decri a. b. c. d. 19. c. d.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these	b. c. d. 24 a. b. c. d. 25. a. b. c. d. 26.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these Instruction formats contains the memorial
c. d. 18. decr a. b. c. d. 19. c. d.	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these The stack pointer contains the address of the	b. c. d. 24 a. b. c. d. 25. a. b. c. d. 26.	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these
c. d. 18. decri a. b. c. d. 19. c. d. 20. wor	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these The stack pointer contains the address of the ed that is currently on: Top of the stack	b. c. d. 24 a. b. c. d. 25. a. b. c. d. 26. add a.	IR RR DR In conversion to reverse polish notation the and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these Instruction formats contains the memorical ress of the: Memory data
c. d. 18. decr a. b. c. d. 19. c. d. 20. wor	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these The stack pointer contains the address of the d that is currently on: Top of the stack Down of the stack	b. c. d. 24. 25. a. b. c. d. 26. add	IR RR DR In conversion to reverse polish notation thand operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these Instruction formats contains the memorress of the: Memory data Main memory
c. d. 18. decri a. b. c. d. 19. c. d. 20. wor	Which operation are done by increment or rement the stack pointer: Push Pop Both None In register stack a stack can be a finite number: Control word Memory word Transfer word All of these The stack pointer contains the address of the ed that is currently on: Top of the stack	b. c. d. 24 a. b. c. d. 25. a. b. c. d. 26. add a.	IR RR DR In conversion to reverse polish notation th and operations are performed at the end: Add and subtract Subtract and multiplication Multiplication and subtract All of these RPN stands for: Reverse polish notation Read polish notation Random polish notation None of these Instruction formats contains the memor ress of the: Memory data

МСС	2	26
	In instruction formats instruction is represent of bits:	 33. 3-Address format can be represented as: a. dst <-[src1][src2] b. dst ->[src1][src2]
a.	Sequence	c. $dst <->[src1][src2]$
b.	Parallel	d. All of these
c.	Both	34. 2- Address format can be represented as:
d.	None	a. dst ->[dst]*[src]
u.	None	
20 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		b. dst<-[dst]*[src]
28. In instruction formats the information		c. $dst <->[dst]*[src]$
requ	nired by the for execution:	d. All of these
a.	ALU	35. In 1-address format how many address is us
b.	CPU	both as source as well as destination:
c.	RISC	
d.	DATA	a. 1
		b. 2
		c. 3
20	The energion is ansaified by a binary and	d. 4
	The operation is specified by a binary code wn as the:	d. 4
		36. The stack pointer is maintained in a:
a.	Operand code	2.2.2. Sweet pointer to maniatine in a
а. b.	Opcode	a. Data
	-	
c.	Source code	b. Register
d.	All of these	c. Address
		d. None of these
		addressing: a. Stack
a.	Input	b. Array
b.	Output	c. Queue
c.	CPU	d. Binary
d.	ALU	
u.	7 LLC	38. Stack uses RPN to solveexpression:
31.	Memory –mappedis used this is just	50. Stack ases III I to solveexpression.
	ther memory address:	a. Logical
anot	moniory address.	b. Arithmetic
	•	c. Both
a.	Input	d. None
b.	Output	
c.	Both	39. In the RPN scheme the numbers and operate
d.	None	are listed:
		a. One after another
32. Which operation use one operand or unary		b. One before another
	rations:	c. Another after one
		d. Another before one
a.	Arithmetic	40. In addressing modes instruction has primar
b.	Logical	how many components:
c.	Both	a. 1
d.	None	b. 2
	•	c. 3
		d. 4
		u. 4

МСС	2	27
41.	EA stands for:	47. In the base –register addressing the register reference may be:
a.	Effective add	
b.	Effective absolute	
c.	Effective address	a. Implicit
d.	End address	b. Explicit
		c. Both
		d. None
	In which addressing the operand is actually sent in instruction:	
•		48. In post –indexing the indexing performed
a.	Immediate addressing	
b.	Direct addressing	
c.	Register addressing	a. Before the indirection
d.	None of these	b. After the indirection
		c. Same time indirection
		d. All of these
43.	In which addressing the simplest addressing	
	de where an operand is fetched from memory	
	:	49. In post-indexing the contents of the address
		field are used to access
		memory location containing a address:
a.	Immediate addressing	<i>y y y y y y y y y y</i>
b.	Direct addressing	
c.	Register addressing	a. Immediate addressing
d.	None of these	b. Direct addressing
		c. Register addressing
		d. None of these
44.	which addressing is a way of direct addressing:	
		50. In pre –indexing the indexing
a.	Immediate addressing	performed
b.	Direct addressing	•
c.	Register addressing	
d.	None of these	a. Before the indirection
		b. After the indirection
		c. Same time indirection
45.	In which mode the main	d. All of these
	mory location holds the EA of the operand:	
		51. The final addressing mode that we consider
a.	Immediate addressing	is:
b.	Direct addressing	a. Immediate addressing
c.	Register addressing	b. Direct addressing
d.	Indirect addressing	c. Register addressing
		d. Stack addressing
46.	Which addressing is an extremely influential	52. In data transfer manipulation designing
	of addressing:	as instruction set for a system is a complex:
•	-	a. Art
		b. System
a.	Displacement addressing	c. Computer
b.	Immediate addressing	d. None of these
c.	Direct addressing	
d.	Register addressing	
	- 0	

Я-МСО	28
53. Which addressing is an extremely influential	
way of addressing:	
	60. A simple differs widely from a Turing
a. Immediate addressing	machine:
b. Direct addressing	
c. Register addressing	CYAC
d. Displacement addressing	a. CISC
54. Which addressing effect can be the content of	b. RISC c. CPU
54. Which addressing offset can be the content of PC and also can be negative:	d. ALU
a. Relative addressing	u. AEC
b. Immediate addressing	
c. Direct addressing	61. How many types of basically Data
d. Register addressing	manipulation:
55. The length of instruction set depends on:	
a. Data size	a. 1
b. Memory size	b. 2
c. Both	c. 3
d. None	d. 4
56. In langth instruction some programs, wants a	62. Which is data manipulation types are:
56. In length instruction some programs wants a complex instruction set containing	62. Which is data manipulation types are:a. Arithmetic instruction
more instruction, more addressing modes and	b. Shift instruction
greater address rang, as in case of:	c. Logical and bit manipulation instructions
8	d. All of these
a. RISC	
b. CISC	63. Arithmetic instruction are used to perform
c. Both	operation on:
d. None	a. Numerical data
	b. Non-numerical data
57. In length instruction other programs on the	c. Both d. None
other hand, want a small and fixed-	d. Ivone
size instruction set that contains only a limited	64. How many basic arithmetic operation:
number of opcodes, as in case of:	a. 1
•	b. 2
a. RISC	c. 3
b. CISC	d. 4
c. Both	
d. None	65. which are arithmetic operation are:
50 The instruction set on have veriable	
58. The instruction set can have variable-length instruction format primarily due to:	a. Additionb. Subtraction
a. Varying number of operands	c. Multiplication
b. Varying length of opcodes in some CPU	d. Division
c. Both	e. All of these
d. None	f. None of these
59. An instruction code must specify the address of	
the:	66. In which instruction are used to perform
0 1	Boolean operation on non-numerical data:
a. Opecode	a. Logical and bit manipulation
b. Operand	b. Shift manipulation
c. Both d. None	c. Circular manipulationd. None of these
u. INOIIC	u. Induc of these

- 67. Which operation is used to shift the content of an operand to one or more bits to provide necessary variation:
- a. Logical and bit manipulation
- b. Shift manipulation
- c. Circular manipulation
- d. None of these
- 68. _____is just like a circular array:
- a. Data
- b. Register
- c. ALU
- d. CPU
- 69. Which control refers to the track of the address of instructions:
- a. Data control
- b. Register control
- c. Program control
- d. None of these
- 70. In program control the instruction is set for the statement in a:
- a. Parallel
- b. Sequence
- c. Both
- d. None
- 71. How many types of unconditional jumps used in program control are follows:
- a. 1
- b. 2
- c. 3
- d. 4
- 72. Which are unconditional jumps used in program control are follows:
- a. Short jump
- b. Near jump
- c. Far jump
- d. All of these
- 73. Which instruction is used in program control and used to decrement CX and conditional jump:
- a. Loop
- b. Shift manipulation
- c. Circular manipulation
- d. None of these

- 74. Which is always considered as short jumps:
- a. Conditional jump
- b. Short jump
- c. Near jump
- d. Far jump
- 75. Who change the address in the program counter and cause the flow of control to be altered:
- a. Shift manipulation
- b. Circular manipulation
- c. Program control instruction
- d. All of these
- 76. Which is the common program control instructions are:
- a. Branch
- b. Jump
- c. Call a subroutine
- d. Return
- e. All of these
- f. None of these
- 77. Which is a type of microprocessor that is designed with limited number of instructions:
- a. CISC
- b. RISC
- c. Both
- d. None
- 78. SMP Stands for:
- a. System multiprocessor
- b. Symmetric multiprocessor
- c. Both
- d. None
- 79. UMA stands for:
- a. Uniform memory access
- b. Unit memory access
- c. Both
- d. None
- 80. NUMA stands for:
- a. Number Uniform memory access
- b. Not Uniform memory access
- c. Non Uniform memory access
- d. All of these
- 81. SIMD stands for:
- a. System instruction multiple data
- b. Single instruction multiple data
- c. Symmetric instruction multiple data
- d. Scale instruction multiple data

	©CODERINDE
MCQ 3	0 :
82. MIMD stands for:a. Multiple input multiple datab. Memory input multiple data	91. Which is used to speed-up the processing:
d. Memory instruction multiple data	a. Pipeline
83. HLL stands for:	b. Vector processingc. Both
a. High level languages	d. None
b. High level losis	02 Which processor is a parinhard device
c. High level logic d. High level limit	92. Which processor is a peripheral device attached to a computer so that the performance of a computer can be improved for numerical computations:
84. Which is a method of decomposing a	
sequential process into sub operations: a. Pipeline b. CISC	a. Attached array processorb. SIMD array processor
a. Pipeline b. CISC c. RISC d. Database	c. Both
u. Zumenst	d. None
85. How many types of array processor:	
a. 1 b. 2 c. 3 d. 4	93. Which processor has a single instruction
c. 3 d. 4	multiple data stream organization that manipulates the common instruction by means of multiple
86. Which are the types of array processor:	functional units:
a. Attached array processor	a. Attached array processor
b. SIMD array processor	b. SIMD array processor
c. Both d. None	c. Both
87. Which are the application of vector processing:	d. None
a. Weather forecasting	
b. Artificial intelligence	94. Which carry is similar to rotate without carry
c. Experts system d. Images processing	operations:
e. Seismology f. Gene mapping	D
g. Aerodynamics h. All of thesei. None of these	a. Rotate carryb. Rotate through carry
1. None of these	c. Both
88. Which types of jump keeps a 2_byte instruction that holds the range from- 128to127	d. None
bytes in the memory location:	95. In the case of a left arithmetic shift, zeros are
a. Far jump b. Near jump	Shifted to the:
c. Short jump d. All of these	
89. Which types of register holds a single vector	a. Left
containing at least two read ports and one write	b. Right
ports:	c. Up
a. Data system	d. Down
b. Data base	
c. Memory d. Vector register	96. In the case of a right arithmetic shift the sign bit values are shifted to the:
90. Parallel computing means doing several takes	a. Left

Right

Down

Up

b.

c.

d.

simultaneously thus improving the performance of

the_

a. b.

c.

d.

Data system

Vector register

Memory

Computer system

СОЯ-МСО 31 Computer System Architecture MCQ 05 9. How many system of arithmetic, which are A number system that uses only two digits, 0 often used in digital system: and 1 is called the_ Octal number system 5 a. **Binary number system** b. b. 6 Decimal number system 3 c. c. Hexadecimal number system d. In which computers, the binary number are 10. Which are the system of arithmetic, which are represented by a set of binary storage device such often used in digital system: as flip flop: Binary digit a. Microcomputer Decimal digit a. b. b. Personal computer c. Hexadecimal digit **Digital computer** d. Octal digit c. d. All of these All of these 3. be converted into 11. In any system, there is an ordered set of A binary number can symbols also known as : Binary number Digital a. a. **Digit** b. Octal number b. **Decimal number** Both c. c. d. Hexadecimal number d. None of these 4. Which system is used to refer amount of 12. Which is general has two parts in number things: system: a. Number system a. Integer Number words Fraction b. b. Number symbols **Both** c. c. d. All of these d. None of these 13. MSD stand for: are made with some part of body, usually the hands: Most significant digit a. Many significant digit a. Number words b. Both a and b b. Number symbols c. **Number gestures** d. None of these c. All of these d. 14. LSD stand for: are marked or written down: Less significant digit 6. Number system Least significant digit b. a. Loss significant digit b. Number words c. **Number symbols** None of these c. d. Number gestures 15. The _____ and _____ of a number is defined as the number of different digits which can 7. A number symbol is called a _____:

Arabic numerals a.

- b. **Numerals**
- Both c.
- None of these d.
- 0,1,2,3,4,5,6,7,8 and 9 numerals are called: 8.
- **Arabic numerals** a.
- String numerals b.
- Digit numerals c.
- d. None of these

- occur in eachposition in the system:
- Base a.
- b. Radix
- **Both** c.
- None of these
- 16. Which system has a base or radix of 10:
- Binary digit a.
- Hexadecimal digit b.
- **Decimal digit** c.
- d. Octal digit

MCQ 3	2
	25. Which system is used in digital compu
17. Each of the ten decimal digits:	because all electrical and electronic circuits can
a. 1 through 10	made to respond to the states concept:
b. 0 through 9	1
c. 2 through 11	a. Hexadecimal number
d. All of these	b. Binary number
d. Thi of these	c. Octal number
18. The binary number system is also called a	d. Decimal number
a. Base one system	26. Which addition is performed in the sa
b. Base two system	manner as decimal addition:
c. Base system	
d. Binary system	a. Binary
an analy system	b. Decimal
19. The two symbols 0 and 1 are known as:	c. Both
· · · · · · · · · · · · · · · · · · ·	d. None of these
a. Bytes	d. None of these
b. Bits	27 in all dicital and the C
c. Digit	27in all digital systems actually perfor
d. All of these	addition that can handle only two number at a tir
20. In which counting, single digit are used for	a. Register
none and one:	b. circuit
a. Decimal counting	c. digital
b. Octal counting	d. All of these
	d. Thi of these
	20 Which machine can neuform addition appear
d. Binary counting	28. Which machine can perform addition operatin less than 1 ms:
21. In which numeral every position has a value 2	
times the value f the position to its right:	a. Digital machine
a. Decimal	b. Electronic machine
b. Octal	
**	
	d. None of these
d. Binary	29is the inverse operation of addition
22. A binary number with 4 bits is called	
a :	a. Addition
a. Bit	b. Multiply
b. Bytes	
c. Nibble	d. Divide
d. None of these	
	30of a number from another can
23. A binary number with 8 bits is called as	accomplished by adding the complement of
a:	subtrahend to the minuend:
a. Bytes	
b. Bits	a. Subtraction
c. Nibble	b. Multiply
d. All of these	c. Divide
	d. All of these
24. In which digit the value increases in power of	
two starting with 0 to left of the binary point and	31. Complement the subtrahend by converting
decreases to the right of the binary point starting	and all:
with power -1:	
^	a. 1's to 0's
b. Decimal	b. 0's to 1's
c. Binary	c. Both
d. Octal	d. None of these

- 32. Each device represent:
- 1 bit
- b. 2 bit
- 3 bit c.
- d. 4 bit
- in the sign bit represents and a 1 in the sign bit represents a
- a. Positive number
- b. Negative number
- **Both** c.
- None of these d.
- 34. How many main sign number binary codes are used:
- - 5 c. **3** d. 6
- 35. Which are the types of binary codes number:
- Sign magnitude
- 1's complement code b.
- 2's complement code c.
- d. All of these
- 36. How many types of addition in the 2's complement system:
- a. 3
- 4 b.
- 5 c.
- d. 6
- 37. Which are the types of addition in the 2's complement system:
- Both number positive a.
- b. A Positive number and a smaller negative number
- A negative number and a smaller positive c. number
- Both number negative d.
- All of these
- 38. How many important ideas to notice about these odometer readings:
- 1 **b. 2** c.
- 39. Which are the types of important ideas to notice about these odometer readings:
- The MSB is the sign bit :0 for a +sign and 1 for a - sign
- The negative number represent the 2's complement of the positive number
- **Both** d. All of these
- 40. Which is an algorithm or techniques used to multiply two numbers:
- a. Addition algorithm
- Subtraction algorithm b.
- c. **Multiplication algorithm**

- All of these d.
- 41. Which algorithm are used depending on the size of the numbers:
- Simple algorithm
- b. Specific algorithm
- Both c.
- None of these
- 42. Which algorithm is named after Volker Strassen:
- Strassen algorithm a.
- b. Matrix algorithm
- Both c.
- None of these
- 43. Strassen algorithm was published
- a. 1967
- 1969 b.
- 1987 c.
- d. 1980
- 44. Which algorithm is used for matrix multiplication:
- Simple algorithm
- b. Specific algorithm
- Strassen algorithm c.
- d. Addition algorithm
- 45. Which algorithm is a divided and conquer algorithm that is asymptotically faster:
- Simple algorithm a.
- Specific algorithm b.
- c. Strassen algorithm
- Addition algorithm
- 46. Which method required 8 multiplication and 4 addition:
- Multiplication a.
- **Usual multiplication** b.
- Both None of these d.
- 47. Which algorithm a multiplication is algorithm which multiplies two signed binary numbers in 2's complement notation:
- Usual multiplication a.
- **Booth's multiplication** b.
- Both None of these C.
- 4. Which algorithm includes repeated addition of two predetermined values A and S to a product P and then performs a rightward arithmetic shift on P:
- Booth's algorithm a.
- b. Usual algorithm
- Multiplication algorithm c.
- d. None of these

1-MCQ 3	5
49. Which algorithm in mathematics expresses the	
outcome of the process of division of integers by	58. In this method, the decimal number is
another:	· ·
a. Addition algorithm	a. Repeatedly divided by 4
b. Multiplication algorithm	b. Repeatedly divided by 2
	<u>-</u> , , , , , , , , , , , , , , , , , , ,
c. Division algorithm	c. Repeatedly divided by 1
d. None of these	d. None of these
50. Which algorithm is used to find GCD of two	
integers:	59. The conversion of decimal fraction to binary
a. Multiplication algorithm	fraction may be accomplished by using
b. Division algorithm	;
c. Addition algorithm	a. Several techniques
d. Simple algorithm	b. Simple techniques
. •	c. Both d. None of these
51. Which algorithm is used as a general variant of	
a theorems, in the domain of integral numbers:	60. Which system was used extensively by early
a. Multiplication algorithm	mini computers:
b. Division algorithm	a. Decimal number b. Octal number
c. Addition algorithm	c. Hexadecimal number d. Binary
d. Simple algorithm	number
52. How many main approaches to algorithm for division:	61. 3 bit binary numbers can be represented by
a. 2 b. 3	a. Binary number b. Decimal number
c. 4 d. 5	
50 W	d. Octal number
53. How many algorithm based on add/subtract	
and shift category:	62. A number system that uses eight
a. 2 b. 4	digits,0,1,2,3,4,5,6, and 7 is called an:
c. 3 d. 6	a. Binary number system
	b. Decimal number system
54. Which are the algorithm based on add/subtract	c. Octal number system
and shift category:	d. None of these
a. Restoring division	63. Which system each digit has a weight
b. Non-restoring division	corresponding to its position:
	a. Hexadecimal number system
d. All of these	b. Binary number system
	c. Decimal number system
55. Several methods for converting a	d. Octal number system
a. Decimal number to a binary number	64. Which odometer is a hypothetical device
b. Binary number to a decimal number	similar to the odometer of a car:
c. Octal number to a decimal number	a. Binary b. Decimal
	•
d. Hexadecimal number to a binary number	c. Hexadecimal d. Octal
56. A popular method knows as double-dabble	65. Ancan be easily converted to its
method also knows as:	decimal equivalent by multiplying each octal digit
a. Divided-by-one method	by positional weight:
b. Divided-by-two method	a. Binary number b. Octal number
_	
c. Both d. None of these	
57. Which method is used to convert a large	d. Decimal number
•	66. The simple presedure is to use
decimal number into its binary equivalent:	66. The simple procedure is to use:
a. Double dabble method	a. Binary-triplet method
b. Divided-by-two-method	b. Decimal-triplet method
c. Both	c. Octal-triplet method
d. None of these	d. All of these

a.

b.

c.

d.

Both

76. The first part of floating point represents a

signed fixed point number called:

Exponent

Number

Mantissa

Digit

a.

b.

c. d. Logical operation

None of these

Arithmetic operation

COA-MCQ

Computer System Architecture MCQ 06

- 1. Which is an important data transfer technique:
- a. CPU
- b. DMA
- c. CAD
- d. None of these
- 2. Which device can be thought of as transducers which can sense physical effects and convert them into machine-tractable data:
- a. Storage devices
- b. Peripheral devices
- c. Both
- d. None
- 3. Which devices are usually designed on the complex electromechanical principle:
- a. Storage devices
- b. Peripheral devices
- c. **Input devices**
- d. All of these
- 4. Which disk is one of the important I/O devices and its most commonly used as permanent storage devices in any processor:
- a. Hard disk
- b. Optical disk
- c. Magneto disk
- d. Magneto Optical disk
- 5. In storage devices PC have hard disk having capacities in the range of _____:
- a. 12GB to 15GB
- b. 15GB to 20GB
- c. **20GB to 80GB**
- d. 80GB to 85GB
- 6. Which disk is a 3.5-inch diskette with a capacity of 1.44MB:
- Soft disk
- b. Floppy disk
- c. Both
- d. None
- 7. Which has a large storage capacity of 2 to8GB:
- a. **Magnetic tape**
- b. Magnetic disk
- c. Soft disk
- d. Floppy disk

- 8. Which disk read the data by reflecting pulses of laser beams on the surface:
- a. Magnetic disk
- b. Soft disk

36

- c. Floppy disk
- d. Optical disk
- 9. Data access time of optical disk varies from 200 to 350minutes with transfer rate of _____:
- a. 130KB/s to 400KB/s
- b. 130KB/s to 500KB/s
- c. 150KB/s to 600KB/s
- d. 150KB/s to 800KB/s
- 10. NAND type flash memory data storage devices integrated with a _____ interface:
- a. ATM
- b. LAN
- c. USB
- d. DBMS
- 11. Which disk is based on the same principle as the optical disk:
- a. Optical disk
- b. Magnetic disk
- c. Magneto-optical disk
- d. All of these
- 12. WAN stands for:
- a. Wide area network
- b. Word area network
- c. World area network
- d. Window area network
- 13. The human-interactive I/O devices can be further categorized as____:
- a. Direct
- b. Indirect
- c. Both
- d. None
- 14. I/O devices are categorized in 2 parts are:
- a. Character devices
- b. Block devices
- c. Numeral devices
- d. **Both a & b**
- 15. UART stands for:
- a. Universal asynchronization receiver/transmitter
- b. Universal asynchronous

receiver/transmitter

- c. United asynchronous receiver/transmitter
- d. Universal automatic receiver/transmitter

A-MCC	2	7	
16.	Which are following pointing devices:	25.	MICR stands for:
a.	Light pen	a.	Magnetic ink character recognition
b.	Joystick	b.	Magnetic initiate character recognition
c.	Mouse	c.	Both a & b
d.	All of these	d.	None of these
17.	Full form of LED:	26.	technique is used in
a.	Light emitting diode	eva	luating objective answer sheets:
b.	Light encounter destination		
c.	Live emitting diode	a.	Optical Mark Reader
d.	None of these	b.	Optical Marker Reader
		c.	Optical Marker Reading
18.	In mouse we use pair of LED:	d.	All of these
a.	Optical		
b.	Digital	27.	technique help in banking sector:
c.	Analog		
d.	All of these	a.	OCR
		b.	OMR
19.	is device that is designed for gaming	c.	MICR
	poses and based on principle of electricity:	d.	None of these
a.	Joy		
b.	Stick	28.	camera records image, converts it into
c.	Joystick		ital format via ADC and stores it on a frame
d.	None of these	buf	
٠.	Tions of wisse	0 441	
20.	Joystick uses shaft potentiometers for:	a.	Video
a.	X-Y DIRECTION	b.	Without video
b.	Only X direction	c.	Audio
c.	Only Y direction	d.	None of these
d.	All of these		
		29.	Sensors are type of devices:
21.	Full form of ADC:		
a.	Analog to digital converter	a.	Interactive
b.	Digital to analog converter	b.	Non-interactive
c.	Accumulator digital converter	c.	Interaction
d.	All of these	d.	Intermediate
22.	A system that enables computer to recognize	30.	Output devices commonly referred as:
	nan voice called:		·
a.	Voice system	a.	Terminals
b.	Voice input system	b.	Host
c.	Input system	c.	Receivers
d.	None of these	d.	Senders
23.	2 commonly used voice input systems are:	31.	Terminals classified in to 2 types are:
a.	Micro		••
b.	Microphone	a.	Hard copy
c.	Voice recognition software	b.	Soft copy
d.	Both b & c	c.	Both a & b
		d.	None of these
24.	Optical scanner devices are:		
a.	MICR	32.	VDU stands for:
b.	OMR	•	
c.	OCR	a.	Video display unit
d.	All of these	b.	Visual display unit
		c.	Visual data unit
		d.	None of these

d.

None of these

40

MCQ	•	41
80.	operations are the results of I/O	88. User programs interact with I/O devi
	tions that are written in the computer	through:
progra	_	un ougin
	Programmed I/O	a. Operating system
	DMA	b. Hardware
	Handshaking	c. Cpu
d.	Strobe	d. Microprocessor
	is a dedicated processor that combines	89. Which table handle store address of interr
	ace unit and DMA as one unit:	handling subroutine:
a.	Input-Output Processor	
b.	Only input processor	a. Interrupt vector table
c.	Only output processor	b. Vector table
d.	None of these	c. Symbol link table
		d. None of these
82	is a special purpose	110110 01 011010
	ated processor that is designed specially	90. Which technique is used that identifies
	ned for data transfer in network:	highest priority resource by means of software:
	Data Processor	inguest priority resource by means of software.
		a Daigy chaining
	Data Communication Processor	a. Daisy chaining
	DMA Processor	b. Polling
d.	Interrupt Processor	c. Priority
		d. Chaining
	processor has to check continuously till	
device	e becomes ready for transferring the data:	91interrupt establishes a priority of
	Interrupt-initiated I/O	the various sources to determine which requ
	DMA	should be entertained first:
	IOP	
	DCP	a. Priority interrupt
u.		b. Polling
Q/ I1	nterrupt-driven I/O data transfer technique is	c. Daisy chaining
	on concept:	d. None of these
		d. None of these
	On demand processing	00 4 1 1 1 4 4 1 1 1 2 2
	Off demand processing	92method is used to establish priority
	Both a & b	serially connecting all devices that request
d.	None of these	interrupt:
85. V	Which technique helps processor to run a	a. Polling
	am concurrently with I/O operations:	b. Daisy chaining
a.	Interrupt driven I/O	c. Priority
	DMA	d. None of these
c.	IOP	
	DCP	93. In daisy chaining device 0 will pass signal o
		if it has:
86 3	types of exceptions are:	11MU
	7.5	a Interrupt request
	Interrupts	a. Interrupt request
	Traps	b. No interrupt request
	System calls	c. Both a & b
d.	All of these	d. None of these
		04 VAD -4 1- f
	Which exception is also called software	94. VAD stands for:
87. Winterro	-	94. VAD stands for:
interr	-	a. Vector address
interro	upt:	
interro a. b.	upt: Interrupt	a. Vector address

95. _____interrupt method uses a register whose bits are set separately by interrupt signal for each device:

- a. Parallel priority interrupt
- b. Serial priority interrupt
- c. Both a & b
- d. None of these

96. _____register is used whose purpose is to control status of each interrupt request in parallel priority interrupt:

- a. Mass
- b. Mark
- c. Make
- d. Mask
- 97. The ANDed output of bits of interrupt register and mask register are set as input of:
- a. Priority decoder
- b. Priority encoder
- c. Priority decoder
- d. Multiplexer
- 98. Which 2 output bits of priority encoder are the part of vector address for each interrupt source in parallel priority interrupt:
- a. **A0 and A1**
- b. A0 and A2
- c. A0 and A3
- d. A1 and A2
- 99. What is the purpose
- 100. of A0 and A1 output bits of priority encoder in parallel priority:
- a. Tell data bus which device is to entertained and stored in VAD
- b. Tell subroutine which device is to entertained and stored in VAD
- c. Tell subroutine which device is to entertained and stored in SAD
- d. Tell program which device is to entertained and stored in VAD
- 101. When CPU invokes a subroutine it performs following functions:
- a. Pushes updated PC content(return address) on stack
- b. Loads PC with starting address of subroutine
- c. Loads PC with starting address of ALU
- d. Both a & b
- 102. DMAC stands for:
- a. Direct memory access controller
- b. Direct memory accumulator controller
- c. Direct memory access content
- d. Direct main access controller
- 103. IOP stands for:

- a. Input output processor
- 104. DCP stands for:
- a. **Data communication processor**

105. Which may be classified as a processor with the direct memory access capability that communicates with I/O devices:

- a. DCP
- b. **IOP**
- c. Both
- d. None

106. The processor that communicates with remote terminals like telephone or any other serial communication media in serial fashion is called

- a. **DCP**
- b. IOP
- c. Both
- d. None

107. Instruction that are used for reading from memory by an IOP called _____:

- a. Commands
- b. Block diagram
- c. Interrupt
- d. None of these

108. Data communication with a remote device a special data communication is used :

- a. Multiprocessor
- b. Serial communication
- c. DCP
- d. IOP
- 109. CRC stands for:
- a. Cyclic redundancy check

110. Which is used for synchronous data, PID is process ID, followed by message, CRC code and EOP indicating end of block:

- a. DCP
- b. CRC
- c. IOP
- d. SYNC
- 111. Which is commonly used in high –speed devices to realize full efficiency of communication link:
- a. Transmission
- b. Synchronous communication
- c. Multiprocessor
- d. All of these

COA-MCQ 44

- 127. Which signal on bus applies +1 to the priority of resolution circuits of the arbitration designate a new arbitration:
- a. BM4
- b. BAL
- c. BNA
- d. DBA
- 128. Which signal create 3 lines of bus in which signals from the encoded number of processors:
- a. **BM1 to BM3**
- b. BAL
- c. Both
- d. None of these
- 129. Which signal request the validation signal make active if its logic level is 0 and validate signals from BM1 to BM3:
- a. BAL
- b. **BM4**
- c. BNA
- d. All of these
- 130. Which signal represents synchronization signal decided by interprocess arbitration with a certain delay or signal DMA:
- a. BAL
- b. BNA
- c. Both
- d. None of these
- 131. In which condition only one process holds a resource at a given time:
- a. Mutual exclusion
- b. Hold and wait
- c. Both
- d. None of these
- 132. In which condition one process holds the allocated resources and other waits for it:
- a. No preemption
- b. Hold and wait
- c. Mutual exclusion
- d. All of these
- 133. In which condition resource is not removed from a process holding:
- a. Synchronization problem
- b. **No preemption**
- c. Hold and wait
- d. None of these

- 134. In which condition busy waiting, programmer error, deadlock or circular wait occurs in interprocessing:
- a. Synchronization problem
- b. No preemption
- c. Hold and wait
- d. None of these
- 135. Mechanism can be referred to as adding a new facility to the system hence known as
- a. Process
- b. **Arbitration**
- c. Both a & b
- d. None of these
- 136. Which is a mechanism used by the OS to ensure a systematic sharing of resources amongst concurrent resources:
- a. Process synchronous
- b. Process system
- c. **Process synchronization**
- d. All of these
- 137. _____ is basically sequence of instructions with a clear indication of beginning and end for updating shared variables
- a. Critical section
- b. Entry section
- c. Remainder section
- d. All of these
- 138. Which provides a direct hardware support to mutual exclusion
- a. **Test-and-set(TS)**
- b. Swap instruction
- c. Wait instruction
- d. Signal instruction
- 139. A process waiting to enter its critical section may have to wait for unduly_____:
- a. Short time or may have to wait forever
- b. Long time or may have to wait forever
- c. Short time or may have to wait for long time
- d. Long time or may have to wait for short time
- 140. Which is a modified version of the TS instruction which is designed to remove busy-waiting:
- a. Swap instruction
- b. Wait instruction
- c. Signal instruction
- d. Both b & c

1-91LCQ	2	,
141	. PCB stands for:	150. The exclusion between processes is
a.	Process control block	ensured by a third semaphore called:
a.	1 rocess control block	a. Mutex
142	gets activated whenever the process	b. Mutual
ence	ounters a busy condition code:	c. Memory
a.	Wait instruction	d. All of these
b.	Signal instruction	
c.	Both a & b	151 semaphore provides mutual
d.	None of these	exclusion for accesses to the buffer pool and is
		initialized to the value:
143	are new and mutually exclusive	initialized to the value.
	ration:	a. Mutex
a.	Wait instruction	b. Mutual
b.	Signal instruction	c. Memory
c.	Both a & b	d. All of these
d.	None of these	d. All of these
u.	None of these	152. Which processes access and manipulate
1 4 4	anta antimated subsummer	1
144 prod	gets activated whenever a cess leaves the critical region and the flag is set	the shared data concurrently:
	alse:	a. Micro processes
a.	Wait instruction	b. Several processes
b.	Signal instruction	c. Both
c.	Both a & b	d. None of these
d.	None of these	d. Trone of these
u.	Trone of these	153. Which section is basically a sequence of
145	. Which represent an abstraction of many	instruction with a clear indication of beginning and
	ortant ideas in mutual exclusion:	end for updating shared variables:
_	Process synchronous	end for updating shared variables.
a.	· · · · · · · · · · · · · · · · · · ·	a Daging saction
b.	Process system	a. Racing section
C.	Semaphores	b. Critical section
d.	All of these	c. Both
1.4.6		d. None of these
146	E	164 7 111 2 1
	able upon which two atomic operations wait	154. In which section only one process is
	signal are defined:	allowed to access the shared variable and all other
a.	Negative integer	have to wait:
b.	Non- Negative integer	
c.	Positive integer	a. Critical section
d.	None of these	b. Racing section
		c. Entry section
147	. Which operation is executed as soon as a	d. Remainder section
proc	cess exits from a critical section:	
•		155. Which are the problem of critical
a.	Wait	section:
b.	Signal	
c.	Both a & b	a. Mutual exclusion
d.	None of these	b. Progress
۵.	Trone of these	c. Bounded wait
148	. CCR stands for:	d. All of these
a.	Conditional critical region	u. An of these
а.	Conditional Critical region	156. Which section refer to the code segment
149	is a control structure in a high	
		of a process that is executed when the process
	el programming language:	intends to enter its critical section:
a.	CPU	a. Critical section
b.	ALU	b. Entry section
c.	DDR	c. Reminder section
d.	CCR	d. None of these

- 157. Which section refer to the code segment where a shared resource is accessed by the process:
- a. Reminder section
- b. Entry section
- c. Both
- d. None of these
- 158. Which section is the remaining part of a process's code:
- a. Racing section
- b. Critical section
- c. Entry section
- d. Reminder section
- 159. How many conditions for controlling access to critical section:
- a. 2
- b. 4
- c. 3
- d. 5
- 160. Which instruction provides a direct hardware support to mutual exclusion:
- a. SP instruction
- b. TS instruction
- c. Both
- d. None of these
- 161. Which instruction also improves the efficiency of the system:
- a. Swap instruction
- b. TS instruction
- c. Both
- d. None of these
- 162. Which instruction allows only one concurrent process to enter the critical section:
- a. RP instruction
- b. SP instruction
- c. TS instruction
- d. None of these
- 163. Which section problem can be solved simply in a uniprocessor environment if the we are able to prevent the occurrence of interrupt during the modification of a shared variable:
- a. Entry section
- b. Critical section
- c. Non-critical section
- d. None of these

- 164. The problem of readers and writers was first formulated by _____:
- a. P.J. Courtois
- b. F.Heymans
- c. D.L. Parnas
- d. All of these
- 165. Which is a situation in which some process wait for each other's actions indefinitely:
- a. Operating system
- b. **Deadlock**
- c. Mutex
- d. None of these
- 166. _____system handles only deadlocks caused by sharing of resources in the system:
- a. **Operating system**
- b. Deadlock
- c. Mutex
- d. None of these
- 167. A deadlocks occurs when the how many conditions are met:
- a. 1
- b. 2
- c. 3
- d. **4**
- 168. Which are the characteristics of deadlocks:
- a. Mutual exclusion
- b. Hold and wait
- c. No pre-emption
- d. Circular wait
- e. All of these
- 169. RAG stands for:
- a. Resource allocation graph
- 170. How many events concerning RAG can occur in a system:
- a. 1
- b. 2
- c. **3**
- d. 4
- 171. Which are the events concerning RAG can occur in a system:
- a. Request for a resource
- b. Allocation of a resource
- c. Release of resource
- d. All of these

- The various file operation are: Writing a file b. Repositioning within a file Deleting a file truncating a file Which operations are to be performed on Search for a file b. Create a file List a directory Traverse the file system Which memory is assembled between main memory and CPU: Primary memory b. Cache memory None of these Which is considered as semi-conductor memory, which is made up of static RAM: Primary memory b. Cache memory d. None of these Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: b. Hard disk d. None of these _ can read any printed character by comparing the pattern that is stored in the **CCR OCR** Which system is a typical example of the readers and writers problem: Airline reservation system Airport reservation system Which lock can arise when two processes wait for phone calls from one another: b. **Dead lock** d. None of these

 - Which lock is more serious indefinite postponement or starvation because it affect more than one job:
 - Deadlock Spinelock a. b. None of these C. Both d.

Name

Types

Size

180.

a.

c.

e.

g.

The attributes of a file are:

Time, date and user identification

b.

d.

f.

Identifier

Location

Protection