
Overview

- > Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- ➤ Instruction Cycle
- ➤ Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description

Complete Computer Design



Complete Computer Design

```
Fetch
                                R′T₀:
                                                           AR ← PC
                                R′T₁:
                                                           IR \leftarrow M[AR], PC \leftarrow PC + 1
Decode
                                R'T_2:
                                                           D0, ..., D7 ← Decode IR(12 ~ 14),
                                                                           AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Indirect
                                D_7'IT_3:
                                                           AR \leftarrow M[AR]
Interrupt
                                                           R ← 1
                                RT₀:
                                                           AR \leftarrow 0, TR \leftarrow PC
                                RT₁:
                                                           M[AR] \leftarrow TR, PC \leftarrow 0
                                RT<sub>2</sub>:
                                                           PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
Memory-Reference
   AND
                                D_0T_4:
                                                           DR \leftarrow M[AR]
                                                           AC \leftarrow AC \land DR, SC \leftarrow 0
                                D_0T_5:
   ADD
                                D_1T_4:
                                                           DR \leftarrow M[AR]
                                                           AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                D_1T_5:
   LDA
                                D_2T_4:
                                                           DR \leftarrow M[AR]
                                D_2T_5:
                                                           AC \leftarrow DR, SC \leftarrow 0
   STA
                                D_3T_4:
                                                           M[AR] \leftarrow AC, SC \leftarrow 0
                                                           PC \leftarrow AR, SC \leftarrow 0
   BUN
                                D_{\lambda}T_{\lambda}:
                                                           M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                                D_5T_4:
                                                           PC \leftarrow AR, SC \leftarrow 0
                                D_5T_5:
   ISZ
                                D_6T_4:
                                                           DR \leftarrow M[AR]
                                D_6T_5:
                                                           DR \leftarrow DR + 1
                                                           M[AR] \leftarrow DR, if (DR=0) then (PC \leftarrow PC + 1),
                                D_6T_6:
                                                           SC \leftarrow 0
```

Complete Computer Design

```
Register-Reference
                            D_7 I' T_3 = r
                                                  (Common to all register-reference instr)
                                                  (i = 0,1,2, ..., 11)
                            IR(i) = B_i
                                                  SC \leftarrow 0
                             r:
   CLA
                             rB<sub>11</sub>:
                                                  AC \leftarrow 0
   CLE
                             rB<sub>10</sub>:
                                                  E \leftarrow 0
   CMA
                             rB<sub>9</sub>:
                                                 AC \leftarrow AC'
   CME
                             rB<sub>8</sub>:
                                           E ← E'
   CIR
                             rB<sub>7</sub>:
                                        AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
                             rB<sub>6</sub>:
   CIL
                                                 AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)
   INC
                             rB<sub>5</sub>:
                                                  AC \leftarrow AC + 1
   SPA
                             rB₄:
                                                  If(AC(15) =0) then (PC \leftarrow PC + 1)
                                                  If(AC(15) =1) then (PC \leftarrow PC + 1)
   SNA
                             rB₃:
   SZA
                             rB<sub>2</sub>:
                                                  If(AC = 0) then (PC \leftarrow PC + 1)
   SZE
                             rB₁:
                                                  If(E=0) then (PC \leftarrow PC + 1)
                                                  S ← 0
   HLT
                             rB₀:
Input-Output
                                                  (Common to all input-output instructions)
                            D_7IT_3 = p
                            IR(i) = B_i
                                                  (i = 6,7,8,9,10,11)
                                                  SC \leftarrow 0
                             p:
   INP
                                                  AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                             pB₁₁:
                                                  OUTR \leftarrow AC(0-7), FGO \leftarrow 0
   OUT
                             pB<sub>10</sub>:
   SKI
                                                  If(FGI=1) then (PC \leftarrow PC + 1)
                             pB<sub>9</sub>:
                                                  If(FGO=1) then (PC \leftarrow PC + 1)
   SKO
                             pB<sub>8</sub>:
                                                  IEN ← 1
   ION
                             pB<sub>7</sub>:
   IOF
                             pB<sub>6</sub>:
                                                  IEN \leftarrow 0
```

Design of a Basic Computer(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates:

Adder and Logic circuit: Connected to AC

Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S₂, S₁, S₀ Controls to select a register for the bus
- AC, and Adder and Logic circuit