Overview


- **►** Instruction Codes
- Computer Registers
- Computer Instructions
- > Timing and Control
- ➤ Instruction Cycle
- ➤ Memory Reference Instructions
- > Input-Output and Interrupt
- Complete Computer Description

Input/Output and Interrupt

A Terminal with a keyboard and a Printer

Input-Output Configuration

INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI Input flag - 1 bit
FGO Output flag - 1 bit
IEN Interrupt enable - 1 bit



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

Programmed Controlled Data Transfer

```
-- CPU --
loop: If FGI = 0 goto loop
         AC \leftarrow \Box INPR, FGI \leftarrow 0
              /* Initially FGO = 1 */
/* Output */
  loop: If FGO = 0 goto loop
         OUTR \leftarrow \Box AC, FGO \leftarrow 0
                                FGI=0
                           Start Input
                             FGI ← 0
                      yes
                              FGI=0
                                  no
                            AC ← INPR
                              More
                     yes
                            Character
                                   no
                               END
```

```
-- I/O Device --
loop: If FGI = 1 goto loop
      INPR \leftarrow \Box new data, FGI \leftarrow 1
loop: If FGO = 1 goto loop
      consume OUTR, FGO ← 1
                         FGO=1
                     Start Output
                        AC ← Data
                yes
                         FGO=0
                                no
                       \mathsf{OUTR} \leftarrow \mathsf{AC}
                          \text{FGO} \leftarrow 0
                          More
             yes
                        Character
                                no
```

Input/Output Instructions

$$D_7IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

	p:	SC ← 0	Clear SC
INP	pB ₁₁ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to AC
OUT	pB ₁₀ :	OUTR \leftarrow AC(0-7), FGO \leftarrow 0	Output char. from AC
SKI	pB ₉ :	if(FGI = 1) then (PC \leftarrow PC + 1)	Skip on input flag
SKO	pB ₈ :	if(FGO = 1) then (PC \leftarrow PC + 1)	Skip on output flag
ION	pB ₇ :	IEN ← 1	Interrupt enable on
IOF	pB ₆ :	IEN ← 0	Interrupt enable off

Program controlled Input/Output

- Program-controlled I/O
 - Continuous CPU involvement I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

```
LOOP, SKI DEV
BUN LOOP
INP DEV
```

Output

```
LOOP, LDA DATA
LOP, SKO DEV
BUN LOP
OUT DEV
```


Interrupt Initiated Input/Output

- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.

IEN (Interrupt-enable flip-flop)

- can be set and cleared by instructions
- when cleared, the computer cannot be interrupted


Flow Chart of Interrupt Cycle




- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

Register Transfer Operations in Interrupt Cycle

Memory





- The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:

 RT_0 : $AR \leftarrow 0$, $TR \leftarrow PC$

 RT_1 : M[AR] \leftarrow TR, PC \leftarrow 0

RT₂: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$