

## II B.Tech (CSE)-CO-MCQs –Unit IV –I/O organization

1. In memory-mapped I/O	Ans:.(d)
<ul><li>a) The I/O devices have a separate address space</li><li>b) The memory and I/O devices have an associated address space</li><li>c) A part of the memory is specifically set aside for the I/O operation</li><li>d) The I/O devices and the memory share the same address space</li></ul>	
<ul> <li>2. The usual BUS structure used to connect the I/O devices is</li> <li>a) Star BUS structure</li> <li>b) Multiple BUS structure</li> <li>c) Single BUS structure</li> <li>d) Node to Node BUS structure</li> </ul>	Ans.(c)
3. The advantage of I/O mapped devices over memory mapped devices a) The devices have to deal with fewer address lines b)) The former offers faster transfer of data c) The devices connected using I/O mapping have a bigger buffer spad) No advantage as such	
<ul> <li>4. The system is notified of a read or write operation by</li> <li>a) Appending an extra bit of the address</li> <li>b) Enabling the read/ write bit of the devices</li> <li>c) Raising an appropriate interrupt signal d) Sending a special signal</li> </ul>	Ans.(d) along the BUS
<ol> <li>Use oftakes care of the lag in the operating speeds of the I/O de processor Ans a) BUFFERs b) Status flags c) Interrupt signals d) Exceptions</li> </ol>	
6. The method of accessing the I/O devices by repeatedly checking the state	us flags is
a) Program-controlled I/O b) Memory-mapped I/O c) I/O mapped d) DMA	Ans.(a)
7. The method of synchronising the processor with the I/O device in which the a signal when it is ready is a) Exceptions b) Signal handling c) Interrupts d) DMA	e device sends Ans.(c)
8. The method which offers higher speeds of I/O transfers isa) Interrupts b) Memory mapping c) Program-controlled I/O d) DMA	Ans.(c)
9. The process where in the processor constantly checks the status flags is of	called as
a) Polling b) Inspection c) Reviewing d) Echoing	ns.(a)
10 The interrupt-request line is a part of thea) Data line b) Control line c) Address line d) None of the mentioned	s.(c)



a) System queue b) Processor register c) Processor stack d) Memory
12. The signal sent to the device from the processor after receiving an interrupt from it is
Ans.(a) a) Interrupt-acknowledge b) Return signal c) Service signal d) Permission signal
13. When the process is returned after an interrupt service should be loaded again.
Ans.(a) i) Register contents ii) Condition codes iii) Stack contents iv) Return addresses a) i,iv b) ii,iii and iv c) iii,iv d) i,ii
14. The time between the recieval of an interrupt and its service is Ans.(b) a) Interrupt delay b) Interrupt latency c) Cycle time d) Switching time
15. Interrupts form an important part of systems. Ans.(c)
a) Batch processing b) Multitasking c) Real-time processing d) Multi-user
16 type circuits are generally used for interrupt service lines Ans.(a) . i) open-collector ii) open-drain iii) XOR iv) XNOR a) i,ii b) ii c) ii,iii d) ii,iv
<ul><li>17. How can the processor ignore other interrupts when it is servicing one? Ans.(d)</li><li>a) By turning off the interrupt request line</li><li>b) By disabling the devices from sending the interrupts</li><li>c) BY using edge-triggered request lines</li><li>d) All of the mentioned</li></ul>
18. When dealing with multiple device interrupts, which mechanism is easy to implement?
Ans.(a) a) Polling method b) Vectored interrupts c) Interrupt nesting d) None of the mentioned
19. The interrupt servicing mechanism in which the requesting device identifies itself to the processor to be serviced is Ans.(b) a) Polling b) Vectored interrupts c) Interrupt nesting d) Simultaneous requesting
20. In vectored interrupts, how does the device identify itself to the processor? Ans.(c) a) By sending its device id b) By sending the machine code for the interrupt service routine c) By sending the starting address of the service routine d) None of the mentioned
21. The code sent by the device in vectored interrupt is long. Ans.(d) a) upto 16 bits b) upto 32 bits c) upto 24 bits d) 4-8 bits
22. The starting address sent by the device in vectored interrupt is called as Ans.(b) a) Location id b) Interrupt vector c) Service location d) Service id
23. The processor invites to I/O devices to interrupt Ans.(a)



<ul><li>a) By enabling the interrupt request line</li><li>b) By enabling the IRQ bits</li><li>c) By activating the interrupt acknowledge line</li><li>d) None of the mentioned</li></ul>	
24. The processor indicates to the devices that it is ready to extend service _ a) By enabling the interrupt request line b) By enabling the IRQ bits c) By activating the interrupt acknowledge line d) None of the mentioned	Ans.(c)
<ul><li>25. Identify the form of communication best describes the I/O mode amongst to a) Programmed mode of data transfer b) DMA</li><li>c) Interrupt mode d) Polling</li></ul>	the following: Ans.(d)
26 method is used to establish priority by serially connecting all d request an interrupt.  a) Vectored-interrupting b) Daisy chain c) Priority d) Polling	evices that Ans.(b)
27. In daisy chaining device 0 will pass the signal only if it has a) Interrupt request b) No interrupt request c) Interrupt request from device 1	Ans.(b) ce 1
28 interrupt method uses register whose bits are set separately by infor each device.  a) Parallel priority interrupt b) Serial priority interrupt c) Daisy chaining d) Nomentioned	Ans.(a)
29 register is used for the purpose of controlling the status of each interparallel priority interrupt.  a) Mass b) Mark c) Make d) Mask	rupt request in Ans.(d)
30. The ANDed output of the bits of the interrupt register and the mask register input of: a) Priority decoder b) Priority encoder c) Process id encoder d) Multiplex	Ans.(b)
31. If during the execution of an instruction an <b>exception</b> is raised then a) The instruction is executed and the exception is handled b) The instruction is halted and the exception is handled c) The processor completes the execution and saves the data and then handled None of the mentioned	Ans.(b) e the exception
32 is/are types of exceptions. a) Trap b) Interrupt c) System calls d) All of the mentioned	Ans.(d)
33. The term is used to refer to any event that causes an interrupt. a) Exception b) system call c) TRAP d) RST	Ans.(a)
34. The program used to find out errors is called a) Debugger b) Compiler c) Assembler d) Scanner	Ans.(a)
35. The two facilities provided by the debugger is A  a) Trace and privileged points b) Privileged and Break points c) Trace and break points d) none	nns.(c)



<ul><li>36. In trace mode of operation, the p</li><li>a) Interrupted after each detection of</li><li>b) not stopped and the errors are s</li><li>c) executed without rectification of</li></ul>	of error sorted out after the complete prog	
37. In Breakpoint mode of operation a) interrupted after each detection ob) not be stopped and the errors are c) the program is executed without rd) The program is altered only at sp	f error e sorted out after the complete pr rectification of errors	Ans.(d) ogram is scanned
<ul><li>38. The different modes of operation</li><li>a) User and System mode</li><li>c) Supervisor and Trace mode</li></ul>	b) User and Supervisor mode	-Ans.(b) ode
<ul><li>39. The instructions which can be rule</li><li>a) Non-privileged instructions</li><li>c) Privileged instructions</li></ul>		Ans.(c)
<ul><li>40. A privilege exception is raised value a) change the mode of the system</li><li>c) access the memory allocated to</li></ul>	b) change the priority level of the	ne other processes
c) The system switches the		queue of a new process
42. The DMA differs from the interrula) The involvement of the processor b) The method accessing the I/O dec) The amount of data transfer possed) non intervention of CPU	r for the operation evices	Ans.(c& d)
43. The DMA transfers are performed a) Device interface b) DMA control		( )
44.In DMA transfers, the required si a) Processor b) Device drivers	gnals and addresses are given b c) DMA controllers d) The progra	
45. After the complition of the DMA a) Acknowledge signal b) Interrupt	•	•
46. The DMA controller hasa) 1 b) 2 c) 3		
47. When the R/W' bit of the status a) Read operation is performed b) c) Read & Write operation is perform	Write operation is performed	set to 1, then Ans.(a)



48. The DMA controller is connected to the a) Memory BUS b) System BUS c) External BUS d) None of the mention	Ans.(b) oned
49 A DMA controller performs operations on two different disks simulteneousle a) True b) False c) can not say d) some times True	y Ans.(a)
50. The technique whereby the DMA controller steals the access cycles of the poperate is called a) Burst mode b) Transparent mode c) Cycle stealing d) hidden mode	Processor to Ans.(c)
51. The technique where the DMA controller is given complete access to main r	memory is
a) Cycle stealing b) hidden mode c) transparent mode d) Burst mode	Ans.(d
<ul><li>52. The DMA controller uses to help with the transfers when handling ne interfaces.</li><li>a) Input Buffer storage b) Signal echancers c) Bridge circuits d) All of the</li></ul>	Ans.(a)
53. To overcome the conflict over the possession of the BUS we use a) Optimizers b) BUS arbitrators c) Multiple BUS structure d) None of the	Ans.(b) mentioned
54. The registers of the DMA controller are a) 64 bits b) 24 bits c) 32 bits d) 16 bits	Ans.(c)
55. When process requests for a DMA transfer ,THEN  a) the process is temporarily suspended b) The process continues execution c) Another process gets executed d) process is temporarily suspended & Another process gets executed	Ans.(d)
56. The DMA transfer is initiated by A a) Processor b) The process being executed c) I/O devices d) OS	ns.(b)
57. To resolve the clash over the access of the system BUS we use A a) Multiple BUS b) BUS arbitrator c) Priority access d) None of the mention	ns.(b) oned
58. The device which is allowed to initiate DMA data transfers on the BUS at an called a) BUS master b) Processor c) BUS arbitrator d) Controller	ny time is Ans.(a)
59 BUS arbitration approach uses the involvement of the processor A a) Centralised arbitration b) Distributed arbitration c) Random arbitration d) All of the mentioned	Ans.(a)
60. The circuit used for the BUS request line is a A a) Open-collector b) EX-OR circuit c) Open-drain d) Nand circuit	ns.(c)
61. The Centralised BUS arbitration is similar to interrupt circuit. Ar a) Priority b) Parallel c) Single d) Daisy chain	ns.(d)



62. When the processor receives the BUS request from a device, it responds by	sending Ans.(b)
a) Acknowledge signal b) BUS grant signal c) Response signal d) None of the	mentioned
63. In Centralised Arbitration is/are is the BUS master a) Processor b) DMA controller c) Device d) Both Processor and DMA	Ans.(d) controller
<ul><li>64. Once the BUS is granted to a device</li><li>a) It activates the BUS busy line b) Performs the required operation c) Raises an interrupt d) All of the mentioned</li></ul>	Ans.(a)
65. The BUS busy line is made of a) Open-drain circuit b) Open-collector circuit c) EX-Or circuit d) Nor cir	Ans.(b) cuit
66. The BUS busy line is used to indicate that the  a) processor is busy b) BUS master is busy  c) BUS is already allocated d) None of the mentioned	Ans.(c)
67. Distributed arbitration makes use of a) BUS master b) Processor c) Arbitrator d) 4-bit ID	Ans.(d)
<ul><li>68. In Distributed arbitration, the device requesting the BUS</li><li>a) Asserts the Start arbitration signal</li><li>b) Sends an interrupt signal</li><li>c) Sends an acknowledge signal</li><li>d) None of the mentioned</li></ul>	
<ul><li>69. How is a device selected in Distributed arbitration?</li><li>a) By NANDing the signals passed on all the 4 lines</li><li>b) By ANDing the signals passed on all the 4 lines</li><li>c) By ORing the signals passed on all the 4 lines</li><li>d) None of the mentioned</li></ul>	Ans.(c)
70. If two devices A and B contesting for the BUS have ID's 5 and 6 respectively device gets the BUS based on the Distributed arbitration a) Device A b) Device B c) Insufficient information d) None of the men	Ans.(b)
71. The primary function of the BUS is An a) To connect the various devices to the CPU b) To provide a path for communication between the processor and other devices c) To facilitate data transfer between various devices d) All of the mentioned	ns.(a) es
72. The classification of BUSes into synchronous and asynchronous is based or a) The devices connected to them b) The type of data transfer c) The Timing of data transfers d) None of the mentioned	n Ans.(c)
73. The device which starts data transfer is called a) Master b) Transactor c) Distributor d) Initiator	Ans.(d)
74. The device which interacts with the initiator isa) Slave b) Master c) Responder d) initiator	Ans.(a)
75. In synchronous BUS, the devices get the timing signals from Ans.(b) a) Timing generator in the device b) A common clock line c) Timing signals are not used at all d) None of the mentioned	



76. The delays caused in the switching of the timing signals is due to Ans.(c) a) Memory access time b) WMFC c) Propagation delay d) Processor delay
77. The time for which the data is to be on the BUS is affected by Ans.(d) a) Propagation delay of the circuit b) Setup time of the device c) Memory access time d) Propagation delay of the circuit & Setup time of the device
78. The Master strobes the slave at the end of each clock cycle in Synchronous BUS. <b>True</b> .
79. What type of information is to be fed into the BUS first by the initiator?? Ans.(d) a) Data b) Address c) Commands or controls d) Address, Commands or controls
80 signal is used as an acknowledgement signal by the slave in Multiple cycle transfers.  Ans.(b)  a) Ack signal b) Slave ready signal c) Master ready signal d) Slave receive signal
81 The master indicates that the address is loaded onto the asynchronous, BUS by activating signal. Ans.(a) a) MSYN b) SSYN c) WMFC d) INTR
82. The devices with variable speeds are usually connected using asynchronous BUS. Ans. True
83. The MSYN signal is initiated Ans.(b) a) Soon after the address and commands are loaded b) Soon after the decoding of the address c) After the slave gets the commands d) None of the mentioned
84. The BUS that allows I/O,memory and Processor to coexist is Ans.(c) a) Artibuted BUS b) Processor BUS c) Backplane BUS d) External BUS
85. The transmission on the asynchronous BUS is also called as Ans.(d) a) Switch mode transmission b) Variable transfer c) Bulk transfer d) full Hand-Shake transmission
86. Asynchronous BUS mode of transmission is suitable for systems with multiple peripheral devices.  Ans . True
87. The asynchronous BUS mode of transmission allows for a faster mode of data transfer.  Ans. False
88 serves as a intermediary between the device and the BUSes Ans.(a) a) Interface circuits b) Device drivers c) Buffers d) None of the mentioned
89. The side of the interface circuits, that has the data path and the control signals to transfer data between interface and device is Ans.(b) a) BUS side b) Port side c) Hardware side d) Software side
90. The interface circuits Ans.(c) a) Helps in installing of the software driver for the device b) Houses the buffer that helps in data transfer c) Helps in decoding of the address on the address Bus d) None of the mentioned



interface circuits.	Ans. True
92. The parallel mode of communication is not suitable for long devices because of a) Timing skew b) Memory access delay c) Latency d) None of the mentioned	` '
93. The Interface circuits generates the appropriate timing signals required by the lacheme.	BUS control Ans. True
94. The status flags required for data transfer is present in a) Device b) Device driver c) Interface circuit d) None of the mentioned	Ans.(c)
95. The most popular input device used today for interactive processing a) Mouse b) Magnetic disk c) Visual display terminal d) Card punch	Ans.(a)
96. The use of spooler programs or Hardware allows PC operators to do work at the same time a printing operation is in progress.  a) Registers b) Memory c) Buffer d) CPU	the processing Ans.(c)
97 is used as an intermediate to extend the processor BUS. a) Bridge b) Router c) Connector d) Gateway	Ans.(a)
98 is an extension of the processor BUS. a) SCSI BUS b) USB c) PCI BUS d) None of the mentioned	Ans.(c)
99. ISA stands for a) International American Standard c) International Standard Architecture d) None of the mentioned	Ans.(b)
100. The video devices are connected to BUS a) PCI b) USB c) HDMI d) SCSI	Ans.(d)
101SCSI stands for a) Signal Computer System Interface c) Small Coding System Interface d) Signal Coding System Interface	Ans.(b)
102. The system developed by IBM with ISA architecture is a) SPARC b) SUN-SPARC c) PC-AT d) None of the mentioned	Ans.(c)
103. IDE disk is connected to the PCI BUS using interface. a) ISA b) ISO c) ANSI d) IEEE	Ans.(a)
104. IDE stands for a) Intergrated Device Electronics b) International Device Encoding c) Industrial Decoder Electronics d) International Decoder Encoder	Ans.(a)
<ul><li>105. The mode of transmission of data, where one bit is sent for each clock cycle i</li><li>a) Asynchronous</li><li>b) Parallel</li><li>c) Serial</li><li>d) Isochronous</li></ul>	s Ans.(d)
106. The transformation between the Parallel and serial ports is done with the help a) Flip flops b) Logic circuits c) Shift registers d) None of the mentioned	of Ans.(c)
<ul><li>107. The serial port is used to connect basically and processor.</li><li>a) I/O devices b) Speakers c) Printer d) Monitor</li></ul>	Ans.(a)



	Ansombine the input and output operations one of the mentioned	s.(a)
109 UART stands for  a) Universal Asynchronous Relay Transmission c) Universal Asynchronous Receiver Transmitter	Ans b) Universal Accumulator Register Tran d) None of the mentioned	
<ul> <li>110. The key feature of UART is its</li> <li>a) architectural design b) simple implementation</li> <li>d) capability to connect to low speed devices also</li> </ul>		.(d)
111. The data transfer in UART is done in a) Asynchronous start stop format b) Synchronous c) Isochronous format d) EBDIC for	us start stop format	ıs.(a)
112. The standard used in serial ports to facilitate of a) RS-246 b) RS-LNK c) RS-232-C d) Bo		s.(c)
113. In serial port interface, the INTR line is conn a) Shift register b) Status register c) Chip selection		(b)
114. The PCI bus follows a set of standards primar a) Intel b) Motorola c) IBM d) SUN	rily used in PC's. Ans.(	(c)
115. The is the BUS used in Macintosh PC a) NuBUS b) EISA c) PCI d) None of t		a)
116.One of the key features of the PCI BUS isa) Low cost connectivity b) Plug and Play cap d) None of the mentioned	•	)
117. PCI stands for  a) Peripheral Component Interconnect b) Peripheral Component Interconnect d) Processor Computer Interconnect d) Processor Computer Interconnect d)	Ans. pheral Computer Internet ssor Cable Interconnect	(a)
118. The PCI BUS supports address space/a) I/O b) Memory c) Configuration c		.(d)
119 address space gives the PCI its plug a a) Configuration b) I/O c) Memory d)		
120 provides a separate physical connectional PCI BUS by PCI interface c) PCI brid	-	s.(a)
121. While transferring data over the PCI BUS, the completion of transfer to the slave as The address		
122. The master is also called as in PCI term a) Initiator b) Commander c) Chief d) S		ns.(a)
123. Signals whose names end in are asserted a) \$ b) # c) * d) !	ed in the low voltage state.	ns.(b)



124. A complete operation over the BUS, involving the address and a burst of data is	called
	Ans.(a)
a) Transaction b) Transfer c) Move d) Procedure	
125. The device connected to the PCI BUS is given an address of bits during to initialisation phase.	the Ans.(b)
a) 24 b) 64 c) 32 d) 16	
126. The PCI BUS has interrupt request lines. a) 6 b) 1 c) 4 d) 3	Ans.(c)
127.In PCI bussignal is sent by the initiator to indicate the duration of the transaction a) FRAME# b) IRDY# c) TMY# d) SELD#	on. Ans.(a)
128. In PCI bus signal is used enable commands. a) FRAME# b) IRDY# c) TMY# d) c/BE#	Ans.(d)
129.In PCI Bus , the signal IRDY# is used for a) Selecting the interrupt line b) Sending an interrupt c) Saying that the initiator is d) None of the mentioned	Ans.(c) s ready
130. In PCI Bus ,the following signal indicates that the slave is ready is a) SLRY# b) TRDY# c) DSDY# d) None of the mentioned	Ans.(b)
<ul> <li>131. In PCI Bus ,DEVSEL# signal is used</li> <li>a) To select the device b) To list all the devices connected</li> <li>c) By the device to indicate that it is ready for transaction d) None of the mentioned</li> </ul>	Ans.(c)
132. In PCi Bus, the signal used to initiate device select a) IRDY# b) S/BE c) DEVSEL# d) IDSEL#	Ans.(d)
133. The PCI BUS allows us to connect I/O devices. a) 21 b) 13 c) 9 d) 11	Ans.(a)
134. The key features of the SCSI BUS is A a) The cost effective connective media b) The ability overlap data transfer requests c) The highly efficient data transmission d) None of the mentioned	ns.(b)
135. In a data transfer operation involving SCSI BUS, the control is with a) Initiator b) Target c) SCSI controller d) Target Controller	Ans.(b)
136. The SCSI bus signal DB(P) indicates that the data line isa) carrying the device information b) carrying the parity information c) partly closed d) temporarily occupied	ed
137. The SCSI Bus signal <b>BSY</b> signifies thata) The BUs is busy b) The controller is busy c) The Initiator is busy d) The Target	Ans.(a) et is Busy
138. The SCSI Bus signal SEL signal signifies that the a) initiator is selected b) device for BUS control is selected c) target is being selected d) None of the mentioned	Ans.(b)



139. The SCSI Bus signal that is asserted when the initiator wishes to send a mestarget.  All a) MSG b) APP c) SMS d) ATN	ssage to the
140. The SCSI Bus signal resets all the device controls to their startup state. a) SRT b) RST c) ATN d) None of the mentioned	Ans.(b)
141. The SCSI BUS uses arbitration. a) Distributed b) Centralised c) Daisy chain d) Hybrid	Ans.(a)
142. SCSI stands for Ans.(a) a) Small Computer System Interface b) Switch Computer system Interface c) Small Component System Interface d) None of the mentioned	
143. A narrow SCSI BUS has data lines. a) 6 b) 8 c) 16 d) 4	Ans.(b)
<ul> <li>144. Single ended transmission means that all the signals have a</li> <li>Ans.(c)</li> <li>a) similar bit pattern</li> <li>b) common source</li> <li>c) common ground return</li> <li>d) similar voltage signature</li> </ul>	Ans.(c)
145. For better transfer rates on the SCSI BUS the length of the cable is limited to a) 2m b) 4m c) 1.3m d) 1.6m	Ans.(d)
146. The maximum number of devices that can be connected to SCSI BUS is a) 12 b) 10 c) 16 d) 8	Ans.(c)
147, The SCSI BUS is connected to the processor through a) SCSI Controller b) Bridge c) Switch d) None of the mentioned	Ans.(a)
148. The mode of data transfer used by the controller is  a) Interrupt b) DMA c) Asynchronous d) Synchronous	Ans.(b)
149. For SCSI bus communication with the disk drive ,the data is stored on the disk of blocks is referred as a) Pages b) Frames c) Sectors d) Tables	sk in the form Ans.(c)
150. The transfer rate, when the USB is operating in low-speed of operation is a) 5 Mb/s b) 12 Mb/s c) 2.5 Mb/s d) 1.5 Mb/s	_ Ans.(d)
151. The high speed mode of operation of the USB was introduced by a) ISA b) USB 3.0 c) USB 2.0 d) ANSI	Ans.(c)
152. The USB supports the sampling process in speaker output to be a proca) Asynchronous b) Synchronous c) Isochronous d) None of the mention	
153. The USB device follows structure. Ans a) List b) Huffmann c) Hash d) Tree	(d)
154. The I/O devices form the of the tree structure. a) Leaves b) Subordinate roots c) Left sub trees d) Right sub trees	
155. USB is a serial mode of transmission of data. Ans .True.	



156. USB allows only the host to communicate with the devices and not between Ans. True.	themselves.
157. The device can send a message to the host by taking part in for the copath and Arbitration b) Polling c) Prioritising d) None of the mentioned	ommunication Ans.(b)
158. When the USB is connected to a system, its root hub is connected to the a) PCI BUS b) SCSI BUS c) Processor BUS d) IDE 159. The devices connected to USB is assigned an address. a) 9 bit b) 16 bit c) 4 bit d) 7 bit 160.	Ans.(c) Ans.(d)
160. The USB memory space is not under any address space and hence cannot be accessed.	e shared or ns. True
161. Locations in the device to or from which data transfers can take place is calle a) End points b) Hosts c) Source d) None of the mentioned	ed Ans.(a)
162.USB pipe is a channel. a) Simplex b) Half-Duplex c) Full-Duplex d) Both Simplex and	Ans.(c) I Full-Duplex
163. The type/s of packets sent by the USB is/are a) Data b) Address c) Control d) Both Data and Control	Ans.(d)
164. The first field of any packet to be transferred over the USB is a) PID b) ADDR c) ENDP d) CRC16	Ans.(a)
165. The 4 bits PID's are transmitted twice, once with the true values and the second the complemented values  166. The last field of any packet to be transferred over the USB is  a) PID b) ADDR c) ENDP d) CRC16	ond time with Ans.True Ans.(d)
167. The CRC bits of the packet to be transferred over the USB are computed ba values of the a) PID b) ADDR c) ENDP d) Both ADDR and ENDP	sed on the Ans.(d)
168. The size of the data packets transmitted over USB can uptobytes. a) 512 b) 256 c) 1024 d) 2 KB	Ans.(c)
169. The most important objective of the USB is to provide a) Isochronous transmission b) Plug and play c) Easy device connection d) Al mentioned	Ans.(d) I of the
170. The data transmission over the USB is divided into a) Frames b) Pages c) Packets d) Tokens	Ans.(a)
171. The signal is used to indiacate the beginning of a new frame.  a) Start b) SOF c) BEG d) None of the mentioned	Ans.(b)
172. The signal SOF over USB transmission for every a) 1s b) 5s c) 1ms d) 1Us	Ans.(c)
173. The power specification of usb is a) 5v b) 10v c) 24v d) 10v	Ans.(a)

