
# Day 9 2x1 and 4x1 Multiplexer in Verilog

## 1) 2x1 MUX

### 2:1 Multiplexer



**Truth Table** 

S <sub>o</sub>	I <sub>o</sub>	l <sub>1</sub>	Υ
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1

# **Verilog Code**

## A) Dataflow modeling

```
module mux_2x1 (I0,I1,sel,out);
input I0;
input I1;
input sel;
output wire out;
assign out = sel ? I1 : I0;
endmodule
```

B) Behavioral modeling

```
🖷 | 🐽 📝 | 葦 ፡፡ 🖺 | 🖪 🗗 🗥 | 🕡 🖫 | 💋 | [263] 📃
     module mux_2x1(I0,I1,sel,out);
     input IO,I1,sel;
 3
     output reg out;
4
5
   □always @(*)begin
        if(sel)
 7
        out=I1;
8
        else
9
        out=I0;
10
     end
11
     endmodule
```

### Testbench Code

```
module mux_2x1_tb;
reg IO, I1, sel;
wire out;

mux_2x1 dut (I0,I1,sel,out);


smonitor("I0=%b I1=%b sel=%b -> out=%b", I0, I1, sel, out);

I0=0; I1=1; sel=0; #10;
I0=0; I1=1; sel=1; #10;
I0=1; I1=0; sel=0; #10;
I0=1; I1=0; sel=1; #10;
Sfinish;
end
endmodule
```


## **Waveform**



## **Schematic**



# 2) 4x1 MUX




## **Verilog Code**

B) Behavioral modeling


```
📳 | 🔲 📝 | 葦 🖆 | 🖪 🗗 🏰 | 🕡 🖫 | 🛂 | [263] 📃
    module mux_4x1 (I,sel,out);
2
3
         input [3:0] I;
         input [1:0] sel;
4
         output reg out;
567
         always @(*) begin
   case (sel) 2'b00: out = I[0];
.
8
9
                   2'b01: out = I[1];
                   2'b10: out = I[2];
10
                   2'b11: out = I[3];
11
              endcase
12
         end
     endmodule
```

### Testbench Code

## **Waveform**



# **Schematic**



# **EDA Tools Used**

- •IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge