

Day 08

8-bit ALU in Verilog

8-bit ALU in Verilog

Verilog Code

```
1 module ALU(A,B,sel,result,carry);
2   input [7:0]A,B;
3   input [3:0]sel;
4   output reg [15:0]result;
5   output reg carry;
6   always @(*)begin
7
8     result = 0;
9     carry = 0;
10
11   case(sel)
12
13     4'b0000: begin // Addition
14       {carry, result} = A + B;
15     end
16
17     4'b0001: begin // Subtraction
18       {carry, result} = A - B;
19     end
20
21     4'b0010: begin // Multiplication
22       result = A * B;
23     end
24
25     4'b0011: begin // Division
26       if (B != 0) begin
27         result = A / B;
28       end
29       else begin
30         result = 16'hxxxx;
31       end
32     end
33
34     4'b0100: begin // AND
35       result = A & B;
36     end
37   endcase
38 end
```

```

7
8 4'b0101: begin // OR
9   result = A | B;
10 end
11
12 4'b0110: begin // XOR
13   result = A ^ B;
14 end
15
16 4'b0111: begin // NOT A
17   result = ~A;
18 end
19
20 4'b1000: begin // Left shift
21   result = A << 1;
22 end
23
24 4'b1001: begin // Right shift
25   result = A >> 1;
26 end
27 default: begin
28   result = 0;
29   carry = 0;
30 end
31 endcase
32 end
33
34 endmodule
35

```




Testbench Code

```

1 module ALU_tb;
2
3   reg [7:0] A, B;
4   reg [3:0] sel;
5   wire [15:0] result;
6   wire carry;
7   ALU dut(A,B,sel,result,carry);
8   initial begin
9
10      A = 8'd10; B = 8'd5; sel = 4'b0000; #10; // Test Addition
11
12      sel = 4'b0001; #10; // Test Subtraction
13
14      sel = 4'b0100; #10; // Test AND
15
16      sel = 4'b0101; #10; // Test OR
17
18      sel = 4'b1000; #10; // Test Left shift
19      $finish;
20   end
21 endmodule
22

```

Waveform



Schematic

Refer github

EDA Tools Used

- IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge