
<u>Day 06</u> Half Subtractor & Full Subtractor in Verilog

1) HALF SUBTRACTOR



Inputs		Outputs		
А	В	Difference	Borrow	
0	0	0	0	
0	1	1	1	
1	0	1	0	
1	1	0	0	

Verilog Code

```
module half_subtractor(a, b,diff, borrow);
input a, b;
output diff, borrow;

assign diff = a ^ b;
assign borrow = ~a & b;
endmodule
```

Testbench Code

```
### module half_subtractor_tb;
reg a, b;
wire diff, borrow;
half_subtractor DUT (a,b,diff,borrow);


initial begin

$monitor($time, "a=%b b=%b => diff=%b borrow=%b", a, b, diff, borrow);


a = 0; b = 0; #10;
a = 0; b = 1; #10;
a = 1; b = 0; #10;
a = 1; b = 1; #10;

sfinish;
end
endmodule
```


Waveform



Schematic



2) FULL SUBTRACTOR



A	В	B _{in}	D	B _{out}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Verilog Code

```
module full_subtractor(a, b, bin, diff, borrow);
input a, b, bin;
output diff,borrow;
assign diff =a ^ b ^ bin;
assign borrow =(~a & bin)|(~a & b)|(b & bin);
endmodule
```


Testbench Code

```
團 | 66 (7) | 建 佳 | 四 🗗 10 🐚 💆 | 267 | 三
1 2 3
     module full_subtractor_tb;
         reg a, b, bin;
wire diff, borrow;
 4 5
         full_subtractor DUT (a,b,bin,diff,borrow);
 67
         initial begin
              $monitor("a=%b b=%b bin=%b | diff=%b borrow=%b", a, b, bin, diff, borrow);
8
              repeat(8) begin
                   {a, b, bin} = $random;
10
11
              end
12
13
              $finish;
         end
    endmodule
```

Waveform



Schematic



EDA Tools Used

- •IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge