
<u>Day 12</u> 4-bit Carry Look-Ahead Adder (CLA) in Verilog

Circuit Diagram:



Verilog Code


```
module carryLook_ahead(A,B,Cin,Sum,Cout);
input [3:0]A, B;
input Cin;
output [3:0]Sum;
output Cout;
wire [3:0]G, P;
wire [4:0]C;

assign G = A & B;
assign B = A & B;
10
             assign P = A \wedge B;
11
             \begin{array}{l} assign \ C[0] = Cin; \\ assign \ C[1] = G[0] | (P[0]\&C[0]); \\ assign \ C[2] = G[1] | (P[1]\&G[0]) | (P[1]\&P[0]\&C[0]); \\ assign \ C[3] = G[2] | (P[2]\&G[1]) | (P[2]\&P[1]\&G[0]) | (P[2]\&P[1]\&P[0]\&C[0]); \\ assign \ C[4] = G[3] | (P[3]\&G[2]) | (P[3]\&P[2]\&G[1]) | (P[3]\&P[2]\&P[1]\&G[0]) | (P[3]\&P[2]\&P[1]\&P[0]\&C[0]); \\ \end{array} 
12
13
14
15
16
17
             assign Cout = C[4];
18
             assign Sum = P \bar{\Lambda} \bar{C};
19
20 endmodule
```


Testbench Code

```
🗃 | 🏍 📝 | 蓮 ፡ ፡ 🗗 🖪 🗗 🕦 | 🕡 🖫 | 💋 | [263] 📃
    module tb_carryLook_ahead;
2
       reg [3:0] A, B;
3
4
5
6
7
8
9
       reg Cin;
      wire [3:0] Sum;
      wire Cout;
      carryLook_ahead dut (A,B,Cin,Sum,Cout);
  initial begin
         A = 4'b0001; B = 4'b0010; Cin = 0; #10;
10
11
         A = 4'b0101; B = 4'b0011; Cin = 1; #10;
         A = 4'b1111; B = 4'b0001; Cin = 0; #10;
12
13
         A = 4'b1010; B = 4'b0101; Cin = 1; #10;
         A = 4'b1111; B = 4'b1111; Cin = 1; #10;
14
15
       end
    endmodule
16
17
```

Waveform



Schematic



EDA Tools Used

- •IntelQuartusPrime
- ModelSim
- © 2025 Satyam Nishad | 100 Days RTL Coding Challenge