
Day 07 4-bit Ripple Carry Adder in Verilog

4-bit Ripple Carry Adder



Verilog Code

1) Using Structural Modeling

```
module full_adder(a,b,cin,sum,cout);
1
2
3
4
5
6
7
8
9
10
      input a,b,cin;
      output sum,cout;
          assign sum = a \land b \land cin;
          assign cout = (a\&b) | (a\&cin) | (b\&cin);
      endmodule
      module ripple_adder(A,B,cin,sum,cout);
            input [3:0]A,B;
11
            input cin;
12
            output [3:0]sum;
13
            output cout;
14
            wire c1,c2,ć3;
15
           full_adder A0 (A[0], B[0], cin,
full_adder A1 (A[1], B[1], c1,
full_adder A2 (A[2], B[2], c2,
full_adder A3 (A[3], B[3], c3,
                                                           sum[0], c1);
sum[1], c2);
sum[2], c3);
sum[3], cout);
16
17
18
19
20
      endmodule
21
```


1) Using Dataflow Modeling

```
module ripple_adder(A,B,cin,sum,cout);
input [3:0]A,B;
input cin;
output [3:0]sum;
output cout;
assign {cout, sum} = A + B + cin;
endmodule
```


Testbench Code

```
📳 | 🐽 🔐 | 🏗 🕮 | 🖪 🗗 🕩 | 🛈 🖫 | 🙋 | 🎎 | 🧮
1
2
3
4
5
6
7
8
9
   module ripple_adder_tb;
reg [3:0] A, B;
        reg cin;
wire [3:0] sum;
        wire cout;
        ripple_adder dut(A,B,cin,sum,cout);
        initial begin
            11
12
13
             A = 4'b1010; B = 4'b0101; cin = 1; #10;
14
             $finish;
15
        end
16
    endmodule
```

Waveform



Schematic



EDA Tools Used

- •IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge