
# Day 10 8x1 Multiplexer in Verilog

## 8x1 MUX



## **Verilog Code**

### A) Dataflow modeling

```
1 module mux_8x1(I,sel,out);
2    input [7:0] I;
3    input [2:0] sel;
4    output out;
5    assign out = I[sel];
6 endmodule
7
```


B) Behavioral modeling

```
□ | 66 (計 | 章 章 | P P P P | 0 ■ | 268 | 三
     module mux_8x1(I,sel,out);
 2
       input [7:0]I;
       input [2:0]sel;
 4
5
6
7
8
       output reg out;
    □ always @(*) begin
            case (sel)
3'b000: out = I[0];|
    3'b001: out = I[1]
 9
                 3'b010: out = I[2]
                 3'b011: out = I
10
                 3'b011: out = I[4];
3'b100: out = I[4];
3'b101: out = I[5];
11
12
13
                 3'b110: out = I[6]
14
                 3'b111: out = I[7];
15
            endcase
16
       end
     endmodule
17
```


#### **Testbench Code**

```
图 | 😝 🗗 | 🏗 🤩 | 🖪 🗗 🖺 🖟 🕩 | 🕡 🐷 | 🙋 | 🎎 📃
    module mux_8x1_tb;
23456789L0
    reg [7:0] I;
    reg [2:0] sel;
    wire out;
        mux_8x1 dut(I,sel,out);
        initial begin
   I = 8'b10101010;
          sel = 3'b000; #10;
          sel = 3'b001; #10;
          sel = 3'b010; #10;
          sel = 3'b011: #10:
L1
L2
L3
L4
          sel = 3'b100;
                           #10:
          sel = 3'b101; #10;
          sel = 3'b110; #10;
L5
          sel = 3'b111: #10:
Ĺ6
          $finish;
L7
        end
L8
    endmodule
```

### **Waveform**



## **Schematic**



### **EDA Tools Used**

- •IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge