


Day 16

4x2 Encoder & 8x3 Encoder in Verilog

Circuit Diagram :



Verilog Code

A) 4:2 Encoder code

```
1  module encoder4x2(in,out);
2  input  [3:0]in;
3  output reg [1:0]out;
4  always @(*) begin
5      case(in)
6          4'b0001: out=2'b00;
7          4'b0010: out=2'b01;
8          4'b0100: out=2'b10;
9          4'b1000: out=2'b11;
10         default: out=2'bxx;
11     endcase
12 end
13 endmodule
```

B) 8:3 Encoder code

```
1 module encoder8x3(in, out);
2   input [7:0] in;
3   output reg [2:0] out;
4   always @(*) begin
5     case (in)
6       8'b00000001: out = 3'b000;
7       8'b00000010: out = 3'b001;
8       8'b00000100: out = 3'b010;
9       8'b00001000: out = 3'b011;
10      8'b00010000: out = 3'b100;
11      8'b00100000: out = 3'b101;
12      8'b01000000: out = 3'b110;
13      8'b10000000: out = 3'b111;
14      default: out = 3'bxxx;
15    endcase
16  end
17 endmodule
```

Testbench Code

A) 4:2 Encoder Tb


```
1 module tb_encoder4x2;
2   reg [3:0] in;
3   wire [1:0] out;
4   encoder4x2 dut (in, out);
5   initial begin
6     $monitor("Time=%0t in=%b out=%b", $time, in, out);
7     in = 4'b0001; #10;
8     in = 4'b0010; #10;
9     in = 4'b0100; #10;
10    in = 4'b1000; #10;
11    $finish;
12  end
13 endmodule
```

B) 8:3 Decoder Tb


```
1 module tb_encoder8x3;
2   reg [7:0] in;
3   wire [2:0] out;
4   encoder8x3 dut (in, out);
5   initial begin
6     $monitor("Time=%0t in= %b out= %b", $time, in, out);
7     in = 8'b00000001; #10;
8     in = 8'b00000010; #10;
9     in = 8'b00000100; #10;
10    in = 8'b00001000; #10;
11    in = 8'b00010000; #10;
12    in = 8'b00100000; #10;
13    in = 8'b01000000; #10;
14    in = 8'b10000000; #10;
15    in = 8'b00000011; #10;
16    $finish;
17  end
18 endmodule
```

Waveform

A)



B)



Schematic

Refer Github

EDA Tools Used

- IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge