


Day 26

SR Flip-Flop (Edge-Triggered) in Verilog

Circuit Diagram :

S	R	Q_{n+1}
0	0	Q_n (No Change)
0	1	0
1	0	1
1	1	x



Verilog Code

SR-FlipFlop verilog code


```
1 module SR_FF(S,R,clk,Q,Qbar);
2   input S,R,clk;
3   output reg Q;
4   output Qbar;
5   always @(posedge clk) begin
6     case({S,R})
7       2'b00 : Q<= Q;
8       2'b01 : Q<= 1'b0;
9       2'b10 : Q<= 1'b1;
10      2'b11 : Q<= 1'bx;
11    endcase
12  end
13  assign Qbar=~Q;
14 endmodule
```

Testbench Code


SR-FlipFlop Tb code

```
1 module tb;
2   reg S, R, clk;
3   wire Q, Qbar;
4   SR_FF dut (S,R,clk,Q,Qbar);
5   initial begin
6     clk = 0;
7     forever #5 clk = ~clk;
8   end
9   initial begin
10    $monitor("Time=%0t S=%b R=%b Q=%b Qbar=%b", $time, S, R, Q, Qbar);
11    S=0; R=0; #10
12    S=0; R=1; #10
13    S=1; R=0; #10
14    S=0; R=0; #10
15    S=1; R=1; #10
16    $finish;
17  end
18 endmodule
```

Waveform



Schematic



EDA Tools Used

- IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge