

Day 30

Serial-In Serial-Out (SISO) Shift Register in Verilog

Circuit Diagram :



Fig 7.9(a)




Fig 7.9(b): Serial in/serial out shift register

Verilog Code

4-bit Shift Register verilog code


```
1 module SISO(clk,reset,sin,sout);
2   input sin,clk,reset;
3   output sout;
4   reg [3:0]Q;
5   always @(posedge clk or posedge reset)
6   begin
7     if(reset)
8       Q<=4'b0000;
9     else
10      Q<={Q[2:0],sin};
11   end
12   assign sout=Q[3];
13 endmodule
14
```

Testbench Code


Tb code :

```
1 module tb;
2   reg clk,rst,sin;
3   wire sout;
4   SISO dut(clk,rst,sin,sout);
5   initial
6   begin
7     clk=0;
8     forever #5 clk=~clk;
9   end
10  initial
11  begin
12    rst=1; sin=1; #5
13    rst=0; sin=0; #10
14    sin=1; #10
15    sin=1; #10
16    sin=1; #10
17    sin=0; #10
18    $finish;
19  end
20 endmodule
```

Waveform



Schematic



EDA Tools Used

- IntelQuartusPrime
- ModelSim