


Day 31

Serial-In Parallel-Out (SIPO) Shift Register in Verilog

Circuit Diagram :



Verilog Code

4-bit Shift Register verilog code


```
1  module SIPO(clk,reset,sin,q);
2  input  clk,reset,sin;
3  output reg [3:0]q;
4  always @(posedge clk)
5  if(reset) q<=4'b0000;
6  else
7  begin
8      q[3]<=sin;
9      q[2]<=q[3];
10     q[1]<=q[2];
11     q[0]<=q[1];
12 end
13 endmodule
14
```

Testbench Code


Tb code :

```
1  module tb;
2  reg clk,reset,sin;
3  wire [3:0]q;
4  SIPO dut(clk,reset,sin,q);
5  initial begin
6  clk=0;
7  forever #5 clk=~clk;
8  end
9  initial begin
10 reset=1;sin=1; #10
11 reset=0;sin=1; #10
12 sin=0; #10
13 sin=1; #10
14 sin=1; #10
15 $finish;
16 end
17 endmodule
18
```

Waveform



Schematic





EDA Tools Used

- IntelQuartusPrime
- ModelSim

© 2025 Satyam Nishad | 100 Days RTL Coding Challenge