HW#02: Memory model, RISC-V Instruction, Decoder

SATYAM (2023-81784)


Problem 1 (15p): Memory model

(a) Memory model (15p)

Files:

- 1. Lab03/ex1_riscv_memory/a/riscv_memory.v
- 2. Lab03/ex1_riscv_memory/a/riscv_memory_tb.v

Waveform -




(b) Program memory file (5p)


Files:

1. Lab03/ex1_riscv_memory/b/riscv_memory_tb.v

RISC-V simulator Venus (https://www.kvakil.me/venus/) to generate codes -



Waveform -




Problem 2 (15p): RISC-V Decoder

Files:

- 1. Lab03/ex2_decoder/riscv_decoder.v
- 2. Lab03/ex2_decoder/riscv_decoder_tb.v

Waveform -




Problem 3 (5p): Memory & Decoder

Files:

1. Lab03/ex3_riscv_core_sim/a/riscv_core_sim_tb.v

Waveform -




Modified test bench -

Files:

1. Lab03/ex3_riscv_core_sim/b/riscv_core_sim_tb.v

Waveform -



Problem 4 (2p): (Optional) Bonus

Briefly explain your code in Problem 1.



file: gisev-memory.v

```
¿ number of rows in the main memory
//*** module description begins with ?module modulename?
// : this file descripts the function of module
                                                      2048 × 32-6it word
T to get machine codes generated online
// **** Input / output ports definition
   : module input/output could be connected to the other module
     : Input controlled by designer testbench for simulation.
     : output monitored by testbench for funtional verification.
        clk_i,
reset_i,
 input [31:0] iaddr_i, output [31:0] irdata_o, bits win
                       bits winer
 input [31:0] daddr_i,
input [31:0] dwdata_i,
output [31:0] drdata_o,
        drd_i,
 input
 input
            dwr_i
);
                      le byter makes a word
localparam
 SIZE_HALF = 2'd1,
 SIZE_WORD = 2'd2;
localparam
DEPTH = $clog2(SIZE);
reg [1:0] daddr_r;
req [1:0] dsize r;
reg [31:0] irdata_r; //Internal instruction register
reg [31:0] drdata_r; //Internal data register
wire [31:0] dwdata w =
                      //*** dwdata_w[31:0] reflects write data with repetition.
   (SIZE_BYTE == dsize_i) ? {4{dwdata_i[7:0]}} : // If Byte write, x4 repeat (SIZE_HALF == dsize_i) ? {2{dwdata_i[15:0]}} : dwdata_i; // If Half Word, x2 repeat
// LSB 2bits, iaddr_i[1:0] represents one of 4 dividen slot# among 32bits
   [ #1 (1 Half Word) | slot #0 (1 Half Word) ]
              1'b1 1'b0
                                    <----iaddr i[1]
wire [3:0] dbe_w = -//*** dbe_w[3:0] indicating slot numbers to select segmented write position
(SIZE_BYTE == dsize_i) dbe_byte_w : // If Byte write, (SIZE_HALF == dsize_i) dbe_half_w : 4'blll1; // 4'b0001 slot #0
    // 4'b0010 slot #1
     // 4'b0100 slot #2
    // 4'b1000 slot #3
    // If Half Word write,
     // 4'b0011 slot #0
     // 4'b1100 slot #1
     // If WORD write,
     // 4'b1111 (no slot division)
wire [7:0] rdata_byte_w = //*** extract valid size from 32bits memory data according to read data size
   wire [15:0] rdata_half_w = // If Half word,
   daddr_r[1] ? drdata_r[31:16] : drdata_r[15:0]; //
                                               daddr_i[1] represents one of 2 dividen slot# among 32bits
```

```
// [ #1 (1 Half Word) | slot #0 (1 Half Word) ]
                     32bits---
1'b1 1'b0
                                                  <----daddr_i[1]
                                1'b0
// Data memory: Read out
// Read data size rescale to fit 32bits module output
assign drdata o =
    (SIZE_BYTE == dsize_r) ? { 24'b0, rdata_byte_w } : (SIZE_HALF == dsize_r) ? { 16'b0, rdata_half_w } : drdata_r;
always @ (posedge clk_i) begin
  if (~reset_i) begin
   daddr_r <= 2'b00;
dsize_r <= SIZE_BYTE;</pre>
  end else begin
  daddr_r <= daddr_i[1:0];
dsize_r <= dsize_i;</pre>
  end
end
// Memory Initialization
reg [31:0] mem_r [0:SIZE/4-1];
initial begin
 $readmemh(FIRMWARE, mem_r);
// Instruction memory: READ ONLY
                                                              lost two bits will be always zero

The address (because address gass

with 4 byte difference)
                                                           ird-i -> frue
always @(posedge clk_i) begin
  if (~reset_i)
 irdata_r <= 32'h0;
  else begin
 if (ird i)
irdata_r <= mem_r[iaddr_i[DEPTH:2]];</pre>
 end
end
// Output ports for Instruction
assign irdata_o = irdata_r;
// Data memory: READ/WRITE
// Read operation
                                                                  as instruction address
always @(posedge clk_i) begin
 if (~reset i)
                                                         some
    drdata r <= 32'h0;
  else begin
 drdata_r <= mem_r[daddr_i[DEPTH:2]];</pre>
  end
end
// Write operation
always @(posedge clk_i) begin
 mem_r[daddr_i[DEPTH:2]][7:0] <= dwdata_w[7:0]; // For BYTE mode, select 1 of 4 slots among 32bits if (dbe_w[1] && dwr_i) // 4'b0001 : 4'b0010 : 4'b0100 : 4'b1000 mem_r[daddr_i[DEPTH:2]][15:8] <= dwdata_w[15:8]; // #3 #2 #1 slot#0 ...
                                                                                                 This code selects
                                                                                                 where ment data
 gaes depending
                                                                                                 an the length of data (it its a beyte or half or word)
  mem_r[daddr_i[DEPTH:2]][31:24]<= dwdata_w[31:24]; // full 32bits overwrite</pre>
//*** module description ends with Pendmodule?
endmodule
```