




Synchronous and Asynchronous Counters

Vishesh Agrawal
Divyam Gupta

Counters

- Counters are machines which increment their value at a fixed interval
- Counters are extremely vital for any machine and are used extensively in digital electronics





Behavioral Modelling Counters in Verilog

- We can implement the counters very simply in verilog using behavioral modelling
- We define a register that stores our value and at every positive edge, we increment or decrement that value.



Code Examples



```
1 module down_counter (  
2     input clk,  
3     input reset,  
4     output reg[2:0] out  
5 );  
6     always @(posedge clk) begin  
7         if (reset) begin  
8             out <= 3'b000;  
9         end  
10        else begin  
11            out <= out - 1;  
12        end  
13    end  
14 endmodule
```




```
1 module up_counter (  
2     input clk,  
3     input reset,  
4     output reg[2:0] out  
5 );  
6     always @(posedge clk) begin  
7         if (reset) begin  
8             out <= 3'b000;  
9         end  
10        else begin  
11            out <= out + 1;  
12        end  
13    end  
14 endmodule
```




Asynchronous Counters

- Asynchronous counters use toggling using the clock as their counting mechanism
- Each flip flop uses the previous flip flops' output as its clock
- So because of this rippling effect they are also called ripple counters

Ripple Counter using T Flip Flop



Ripple Counter using D Flip Flops



4-bit Ripple Counter Verilog Implementation



```
1 module t_ff (  
2     input wire clk,  
3     input wire reset,  
4     input wire t,  
5     output reg q  
6 );  
7     always @(posedge clk or posedge reset) begin  
8         if (reset)  
9             q <= 1'b0;  
10        else if (t)  
11            q <= ~q;  
12    end  
13 endmodule
```



```
1 module ripple_counter_4bit (  
2     input wire clk,  
3     input wire reset,  
4     output wire [3:0] q  
5 );  
6  
7     wire q0, q1, q2, q3;  
8  
9     t_ff ff0(.clk(clk), .reset(reset), .t(1'b1), .q(q0));  
10    t_ff ff1(.clk(q0), .reset(reset), .t(1'b1), .q(q1));  
11    t_ff ff2(.clk(q1), .reset(reset), .t(1'b1), .q(q2));  
12    t_ff ff3(.clk(q2), .reset(reset), .t(1'b1), .q(q3));  
13  
14    assign q = {q3, q2, q1, q0};  
15 endmodule  
16
```




Synchronous Counters

- All flip-flops share the **same clock signal**.
- **Changes occur simultaneously** on each clock pulse
- **Faster and more accurate** than asynchronous counters.
- Used in **timers, frequency dividers, and digital clocks**.

Implementation of Synchronous Counter using T Flip Flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Present State				Next State				Inputs of FF			
QD	QC	QB	QA	QD+1	QC+1	QB+1	QA+1	TD	TC	TB	TA
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1



Flip Flop Derived Inputs from K-Map


$$T_A = 1$$

$$T_B = Q_A$$

$$T_C = Q_B Q_A$$

$$T_D = Q_C Q_B Q_A$$

Synchronous 4-Bit Up Counter



Exercise - 4-bit Synchronous Up Counter Using JK FF

```
1 module JK_FF(input J, input K, input clk, input reset, output reg Q);
2     always @(posedge clk or posedge reset)
3     begin
4         if (reset)
5             Q <= 0;
6         else
7             case ({J, K})
8                 2'b00: Q <= Q;
9                 2'b01: Q <= 0;
10                2'b10: Q <= 1;
11                2'b11: Q <= ~Q;
12            endcase
13        end
14    endmodule
15
```

```
1 `include "module_jkff.v"
2 module sync_counter(input clk, input reset, output [3:0] Q);
3     wire J0, K0, J1, K1, J2, K2, J3, K3;
4
5     assign J0 = 1;
6     assign K0 = 1;
7     assign J1 = Q[0];
8     assign K1 = Q[0];
9     assign J2 = Q[0] & Q[1];
10    assign K2 = Q[0] & Q[1];
11    assign J3 = Q[0] & Q[1] & Q[2];
12    assign K3 = Q[0] & Q[1] & Q[2];
13
14    JK_FF ff0(J0, K0, clk, reset, Q[0]);
15    JK_FF ff1(J1, K1, clk, reset, Q[1]);
16    JK_FF ff2(J2, K2, clk, reset, Q[2]);
17    JK_FF ff3(J3, K3, clk, reset, Q[3]);
18 endmodule
```