



KISTA 1 μ m CMOS SOI Cadence Digital Flow

Version 0.0.1

S. Rodriguez
January 18, 2022

Contents

1	Introduction	2
1.1	Directory Structure	2
2	RTL Simulation	3
2.1	RTL setup	3
2.2	RTL scripted simulation	4
2.3	View results in simvision	5
3	Gate Level Synthesis and Simulation	6
3.1	Synthesis	6
3.2	Gate level simulation	7
4	Place and Route	9
4.1	Load the design	9
4.2	Floorplan	10
4.3	Power Rings	12
4.4	Routing Power and Ground Nets	14
4.5	Pin placement	14
4.6	Placement and Pre-CTS Optimization	15
4.7	Clock Tree Synthesis CTS	19
4.8	Route with Nanoroute	20
4.9	Placement of Filler Cells	22
4.10	Export the Design	22
5	Post-Layout Simulation Simulation	24
6	Importing the design in Virtuoso	26
6.1	Importing Gate level Schematic	26
6.2	Importing Layout	28
6.3	Creating Functional View	30

List of Code Listings

1 Introduction

This manual shows how to use the Cadence Innovus digital flow and the KISTA 1um CMOS SOI PDK . This version has been tested with the following tools:

```
GENUS211 (digital synthesis)
INNOVUS181 (digital place & route)
XCELIUM1803 (digital simulation)
IC618 (Virtuoso Schematic and layout editor)
PVS161 (DRC & LVS physical verification)
```

The manual will show you step by step how to convert Verilog RTL code into a routed layout block that can be used either in an Analog-on-Top flow or Digital-on-Top flow. The example consists of a SPI slave mode 0 block that is implemented in Verilog and a testbench written in SystemVerilog. All files are included in the tar file KISTA_DIG_WORKSHOP.tgz which is available under </afs/ict.kth.se/proj/ektlab/PDK/KISTA/docs/>.

1.1 Directory Structure

Keeping a good file structure and organization is important since there are several tools involved. First create a new directory that will contain the whole project:

```
mkdir WORKSHOP
cd WORKSHOP
```

Now create the following directories:

```
mkdir src
mkdir genus
mkdir innovus
mkdir liberty
mkdir virtuoso
mkdir sim_rtl
mkdir sim_gate
mkdir sim_postlay
```

Enter the virtuoso directory and setup it using the **install_workdir.sh** script located under the directory </afs/ict.kth.se/proj/ektlab/PDK/KISTA/docs/install>:

```
cd virtuoso
export PDK_HOME=/afs/ict.kth.se/proj/ektlab/PDK/KISTA
cp $PDK_HOME/docs/install/install_workdir.sh .
source install_workdir.sh
```

At this point we can set all environment variables and paths to the Cadence tools:

```
source init_kth.sh
```

Now we need to unpack the KISTA_DIG_WORKSHOP example project since we will reuse some files:

```
cd ..
cp $PDK_HOME/docs/install/KISTA_DIG_WORKSHOP.tgz .
tar -xzvf KISTA_SPI.tgz
```

Now, we are going to create symbolic links to useful files in the different directories. We start with the liberty timing models for the standard cells:

```
cd ..
cd liberty
ln -s ../virtuoso/models/liberty/*.lib .
```

Now we continue with links to the standard cell verilog model files:

```
cd ..
cd src
ln -s ../virtuoso/models/verilog/*.v .
```

We need to copy the Verilog RTL code and testbench in the same directory:

```
cp -s ../KISTA\_DIG\_WORKSHOP/src/SPI*.* .
cd ..
```

2 RTL Simulation

2.1 RTL setup

Now go to the **sim_rtl** directory and create a hdl.var file that contains xcelium definitions:

```
cd sim\_rtl
gedit hdl.var
```

Copy the following lines, save and exit:

```
define WORK work
#include $CDSHOME/tools/inca/files/hdl.var
```

Now create the following directories:

```
mkdir work
mkdir work_lib
mkdir work_sub
```

Finally create a **cds.lib** file:

```
gedit cds.lib
```

add the following content, save, and exit:

```
include $CDSHOME/tools/inca/files/cds.lib}
define work_lib ./work_lib}
define work_sub ./work_sub}
define work ./work}
```

2.2 RTL scripted simulation

Now you will create a **make.sh** script for loading the libraries, elaborating the design, and simulating it (You can also copy paste these example scripts. They are located under KISTA_DIG_WORKSHOP). Create the file:

```
gedit make.sh
```

Copy the following content, save and exit:

```
rm -rf work*/* work*/.* *.log .simvision *.dsn *.trn *.vcd wave* *.X
```

```
#load system verilog testbench and include a directory in the path
```

```
xmvlog -work work -cdslib ./cds.lib -append_log \
    -logfile xmvlog_presyn.log -errormax 15 -update -linedebug \
    -define presyn -status ../src/SPI_Master_TB.sv -incdir ../src -sv
```

```
#elaborate the projet
```

```
xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
    -logfile xmelab_presyn.log -errormax 30 -access +wc \
    -nowarn CUVWSP -nowarn SDFNCAP -status work.SPI_Master_TB
```

```
xmsim -cdslib ./cds.lib -logfile xmsim_presyn.log -errormax 15 -status work.SPI_
```

Then source the script to run the simulation. Check for warnings and errors.

```
source make.sh
```

2.3 View results in simvision

In most of the cases the testbench instructs the simulator to write a vcd file which includes all the saved waveforms that need to be inspected. These waveforms can be viewed with Cadence simvision. Load the vcd file:

```
simvision dump.vcd
```

Click Ok on the pop-up menu that appears during startup. Then go to the Design Browser (Left side) and select SPI_Master_TB. Now all the saved waveforms of this module are visible under Show contents. You can click the waveforms that you want to inspect and they will be visible in the time scope. To zoom out and fit all the waveforms in the scope, click on the = button on the right top.

You can also go inside the hierarchy and inspect waveforms from underlying blocks. For instance, click on SPI_Slave_UUT and all its saved waveforms will be available for selection.

As this is RTL level, there are no delays in the sequential and combinational circuits. You can confirm this by moving red the cursors BaseLine and TimeA.




Figure 1: RTL simulation




Figure 2: Synthesized Schematic in Genus

3 Gate Level Synthesis and Simulation

3.1 Synthesis

First, go to the genus directory and copy the example tcl script for synthesis. Inspect its content:

```
cd genus
cp ../KISTA_SPI/genus_notie/synt.tcl .
more synt.tcl
```

The script load the liberty timing files and the verilog code to be synthesized. Then it creates constraints for the clock, inputs, and outputs, sets loads, etc. Finally it perform a generic synthesis, maps it to the available cells in the library, and run optimization. Note that the addition of tiehi and tielo cells are deferred to the place and route step later. The outputs including a synthesized netlist and various reports are saved under the directory genus_output.

To run the genus:

```
genus -gui -files synt.tcl
```

Check for warnings and errors. Once the synthesis finishes, the gui will open. You can click the + button besides the Layout tab and select Schematic. This will show the schematic circuit at gate level. In the Design Browser (Left) you can inspect cells, nets, etc. You can also see timing and power reports by using the Power and Timing menus on the top.

3.2 Gate level simulation

Go to the sim_gate directory and follow the instructions in 2.1 to setup the directory (you can copy and paste these files).

Now, we will need to create a copy of the testbench and modify it so that it does not instantiate the RTL code for the SPI_Slave.

```
cp ../src/SPI_Master_TB.sv ../src/SPI_Master_TB_synt.sv
gedit ../src/SPI_Master_TB_synt.sv
```

Comment the include for the SPI_Slave.v. The synthesized netlist for this module will be imported separately in the make.sh file.

```
`timescale 1ns/1ps
`include "SPI_Master.v"
//`include "SPI_Slave.v"
```

Then you need to create a new make.sh file that loads the Verilog models for the standard cells, the synthesized Verilog netlist, the testbench, and run the simulation. You can modify the make.sh that you wrote previously so that the following content is present:

```
rm -rf work*/* work*/.* *.log .simvision *.dsn *.trn *.vcd wave* *.X

#load verilog standard cell library
xmvlog -work work_lib -cdslib ./cds.lib -logfile xmvlog_postsyn.log \
      -errormax 15 -update -linedebug -status -define DISPLAY_PD_PU_EN \
      ../src/KISTA_SOI_STDLIB_ECSM_TT.v

#load genus synthesized code for the target block
xmvlog -work work_sub -cdslib ./cds.lib -append_log \
      -logfile xmvlog_postsynt.log -errormax 15 -update -linedebug \
      -status ../genus/genus_output/SPI_Slave_synt.v

#load system verilog testbench and include a directory in the path
xmvlog -work work -cdslib ./cds.lib -append_log \
      -logfile xmvlog_postsynt.log -errormax 15 -update -linedebug \
```





Figure 3: Gate Simulation without delays

```
-define presyn -status ../src/SPI_Master_TB_synt.sv -incdir ../src \
-incdir ../genus/genus_output -sv
```

#elaborate the projet

```
xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
-logfile xmelab_postsyn.log -errormax 30 -access +wc \
-nowarn CUVWSP -nowarn SDFNCAP -status work.SPI_Master_TB
```

```
xmsim -cdslib ./cds.lib -logfile xmsim_postsyn.log \
-errormax 15 -status work.SPI_Master_TB:module
```

Finally source the script to run the simulation. Check for warnings and errors.

source make.sh

Open simvision to check the waveforms. Note that KISTA_SOI_STDLIB_ECSM_TT.v does not contain gate delays, but only placeholders for sdf backannotation. If you want to include the intrinsic gate delays, you need to use instead the verilog model file KISTA_SOI_STDLIB_ECSM_TT_del.v

simvision dump.vcd




Figure 4: Gate Simulation with delays

4 Place and Route

4.1 Load the design

Go to the innovus directory and start innovus. Note that you should not use innovus & since the terminal needs to be used by innovus for TCL commands.

```
cd innovus
innovus
```

Once innovus starts write the following command to set some global parameters:

```
setDesignMode -process 250
```

Now, go to File -> Design Import and fill the required fields as shown below. The Verilog file is taken from the genus/genus_output directory. We will use the LEF flow, so you have to check LEF Files. The 2 files are located under virtuoso/kista_so_i_stdlib_files/lef. Make sure that the LEF tech file is added before the LEF macro file.

You need to load a MMMC View Definition File which contains information about corners, captables, constraints, and analysis. You can create a new configuration by clicking on Create Analysis Configuration, or




Figure 5: Selection of LEF files

use the example file `MMMC_KISTA_only_typical.view` located under `virtuoso/kista_soi_stdlib_files/innovus_scripts`. Note that this example only creates a functional view for typical corners. Fig. 6 shows how the configuration should look. Press OK.

Check for errors and warnings.

Now connect the global nets:

```
clearGlobalNets
globalNetConnect VSS! -type pgpin -pin VSS!
    -instanceBasename * -hierarchicalInstance {}
globalNetConnect VDD! -type pgpin -pin VDD!
    -instanceBasename * -hierarchicalInstance {}
```

Click on "File -> Save...", Data type "Innovus", write "SPI_Slave_loaded" as file name. Then click on "OK".

4.2 Floorplan

Go to Floorplan -> Specify Floorplan

Here there are several parameters that can be changed such as the aspect ratio, core utilization, and margins. A good floorplan is extremely important in




Figure 6: Design Import configuration

order for the routing tools to do a good job. A poor floor plan typically results in DRC violations.

Change the Ratio (H/W) to 0.5 and the Core Utilization to 0.6. Note that small designs have a rather poor core utilization since stripes and routing will take considerable space. The core margins need to be defined. Here is necessary to leave space for wide power and ground rings. The margins depend on the width of these tracks which are defined by the maximum power consumption and metal current densities. We will write 32.0 to all sides. The final configuration is shown in fig. 7. Press OK and save the design




Figure 7: Floorplan configuration

as SPI_Slave_loaded_floorplan.

4.3 Power Rings

Go to Power->Power Planning->Add Ring. Open the Net(s) folder and select the VSS! and VDD! nets. Then change the ring configuration. Change the widths of the metal tracks depending on the maximum current density that is expected in this design (the output power can be extracted from genus, check max current densities for this process in the PDK manual, and take a generous margins in order to avoid electromigration problems). We will set all Widths to 12, Spacings to 2, and Offsets to 4. Click on "Update" and spacings will be automatically calculated from the technology files. Press OK and you will see that power rings have been added to the layout (you may need to click on the Floorplan view or Physical view button on the toolbar at the top right corner)




Figure 8: Configuration for Adding Rings




Figure 9: Power Rings




Figure 10: SRoute configuration

4.4 Routing Power and Ground Nets

Go to Route-> Special Route and select the VDD! and VSS! nets. Leave the other options as shown in Fig. 10, and press OK. the VDD! and VSS! nets will be connected to the power ring as shown in Fig. 11.

This is a good time to go to Verify->DRC and run a basic DRC check. Save the design as SPI_Slave_loaded_floorplan_power.

4.5 Pin placement

Go to Edit->Pin Edito. Here you can select the pins or arrays individually or in groups (use Ctrl + left click). You can also select any suitable option in the Location group. This will enable the Side/Edge drop-down menu. Here you can select in which side of the block you want to put the pin or pins, etc. You can also select the metal layer for the pin. The options Starting X/Y, spacing, and other parameters should be configured depending on the option that was




Figure 11: Routing of VDD! and GND!

chosen for Location.

Start by placing all SPI_* pins on the top. First, select the pins. Then Select "Top" in the "Side/Edge" drop-down menu. Select Metal3 in "Layer". In the Location options select "Spread", and in "Spread Type" select "From Center". Change "Spacing" to 12.0. The form should look like Fig. 12. Press "Apply" and you will see in the layout that these pins have been placed on the top. Place the rest of the pins at the bottom.

Save the design as SPI_Slave_loaded_power_pin.

4.6 Placement and Pre-CTS Optimization

Go to Tools->Set Mode->Mode Setup and select "Placement" under "List of Modes". Make sure that the following options in Fig. 14 are enabled/disabled. In particular check that the placement is Timing Driven, and that Place IO Pins is disabled. Press Apply.

Then select "TieHiLo" and click on "Select" and select the TIEHI and TIELO cells. Enable Maximum Fanout and set it to 10. The configuration should look as in fig. 15. Press Apply, and then OK.

Now you can place the standard cells:

`place_opt_design`




Figure 12: Pin configuration

Check the log including the timing summary. Then check for placement violations:

checkPlace

Now you can see the cells placed and pre-routed in the Physical View (Fig. 16).

Note: At this point if you run Verify -> DRC, there will be violations since the early Global autorouter is used during the placement trials.




Figure 13: Pin placement layout




Figure 14: Standard Cell Placement Options




Figure 15: TieHiLo Options




Figure 16: Standard cell placement

Now, add the TIEHI and TIELO cells. Go to Place -> Tie HI/LO cell -> Add and make sure that the form looks like Fig. 17. Press OK, and check in the log how many Tie Cells have been added.

Select Timing->Report Timing and check "Pre-CTS". Run the timing checks only for Setup. If there are violations, then it is needed to run Timing Optimization: Eco->Optimize Design... Check timing again after optimization.

At this point if desired it is possible to check a summary for the worst




Figure 17: Add Tie HI/LO

path:

```
report_timing
```

A graphical tool to see the timing of the paths can be invoked by: Timing -> Debug Timing. Save the design as: SPI_Slave_loaded_floorplan_power_pin_placed.

4.7 Clock Tree Synthesis CTS

Before creating the clock tree, we need to do a manual setup in innovus. Go to Tools -> Set Mode -> Mode Setup. Select the Route/EM tab and make sure that the "Top Preferred Layer" for Non-Leaf nets and Leaf nets is Metal3 and also that "Bottom Preferred Layer" is Metal1 (Fig. 18). Press Apply and OK.

First create a ccopt spec file and source it:

```
create_ccopt_clock_tree_spec -file ccopt_native.spec
source ccopt_native.spec
```

Select the inverter and buffer cells that will be used in the clock tree:

```
set_ccopt_mode -cts_inverter_cells { INVX1 }
set_ccopt_mode -cts_buffer_cells { BUFX2 }
```

Now create the clock tree:

```
ccopt_design -cts
```

Check the timings for setup:

```
timeDesign -postCTS
```




Figure 18: CTS options

If there are steep violations, you can run:

```
optDesign -postCTS
```

Check the timings for hold:

```
timeDesign -postCTS -hold
```

and optimize it if needed. (Maybe not all will be fixed in these steps. That is Ok, as the remaining will be fixed in global routing)

```
optDesign -postCTS -hold
```

You can visually inspect the clock by selecting Clock -> CCOpt Clock Tree Debugger. Save the design as: SPI_Slave_loaded_floorplan_power_pin_placed_cts.

4.8 Route with Nanoroute

We do some settings first:

```
setAnalysisMode -analysisType onChipVariation -cpr both
setOptMode -fixDrc true
```




Figure 19: Nanoroute options




Figure 20: ECO optimizer options

Then go to Route-> NanoRoute -> Route and make sure that the form looks like Fig. 19

After the router finishes, go to Verify -> DRC and Verify -> Connectivity. You can run the ECO -> Optimization to try to correct DRCs (Fig. 20).

After you have checked that the design does not have DRC/Connectivity violations, you can check timings:

```
timeDesign -postRoute
timeDesign -postRoute -hold
```

Run setup and hold optimization simultaneously to fix any remaining timing violations:

```
optDesign -postRoute -setup -hold
```

Check for DRC/Connectivity and save the design as:
SPI_Slave__floorplan_power_pin_placed_cts_routed

4.9 Placement of Filler Cells

Places that are not used by standard cells can be filled with decoupling capacitors and empty fillers:

```
setFillerMode -add_fillers_with_drc false
addFiller -prefix FILLCAP -cell DECAP4 DECAP2 DECAP1
addFiller -prefix FILL -cell FILL4 FILL2 FILL1
```

Check the added cells:

```
pdi report_design
```

Run a last DRC and connectivity check and save the design as:
SPI_Slave__floorplan_power_pin_placed_cts_routed_final

4.10 Export the Design

First you will export the routed netlist. There are at least 2 netlists that are needed. The first netlist does not contain decoupling capacitors and will be used for post-layout simulation. Another list includes the decoupling capacitors and will be used for LVS in virtuoso:

```
saveNetlist output/design_pnr.v
saveNetlist output/design_pnr_cap.v -includePhysicalCell
{ DECAP4 DECAP2 DECAP1 }
```




Figure 21: Final routed layout

Now the physical implementation will be exported. Go to Save-> GDS/OASIS. Fill the output name of the gds file, and provide a layer mapping file. Note that this mapping file is not exactly the one used in Virtuoso, but one created for innovus. The mapping file is located at:

virtuoso/kista_soi_stdlib_files/lef/kista_1um_innovus_lef_flow.map

Make sure that "Structure Name", "Uniquify Cell Names", and "Write abstract information for LEF Macros" are checked as shown in Fig. 22.

To export timing information we use the following:

```
extractRC
rcOut -spf output/typ.spf -rc_corner typ_rc
```

To see what analysis views are available:

```
all_hold_analysis_views
all_setup_analysis_views
```

Innovus will answer the available analysis modes, which in this case is only one: typ_functional_mode. We will export the delays for this mode so that they can be annotated during post-layout simulation.

```
write_sdf -view typ_functional_mode "output/typ_functional_1_8V_25C.sdf"
```





Figure 22: GDS export form

5 Post-Layout Simulation Simulation

Go to the `sim_postlay` directory and follow the instructions in 2.1 to setup the directory (you can copy and paste these files). Now, we will need to create a copy of the testbench and modify it so that it does not instantiate the RTL code for the `SPI_Slave`.

```
cp ../src/SPI_Master_TB.sv ../src/SPI_Master_TB_pnr.sv
gedit ../src/SPI_Master_TB_pnr.sv
```

Comment the include for the `SPI_Slave.v`. The placed and routed netlist for this module will be imported separately in the `make.sh` file.

```
`timescale 1ns/1ps
`include "SPI_Master.v"
//`include "SPI_Slave.v"
```

Before "endmodule" copy the following code:

```
initial begin
    $sdf_annotate ("../innovus/output/typ_functional_1_8V_25C.sdf", SPI_Slave_UUT)
end
```

This will annotate the interconnection delays extracted by innovus.

Then you need to create a new make.sh file that loads the Verilog models for the standard cells, the synthesized Verilog netlist, the testbench, and run the simulation. You can reuse most of the make.sh that was used for gate simulation. The following content needs to be included:

```
rm -rf work*/* work*/.* *.log .simvision *.dsn *.trn *.vcd wave* *.X

#load verilog standard cell library
xmvlog -work work_lib -cdslib ./cds.lib -logfile xmvlog_postlay.log \
      -errormax 15 -update -linedebug -status -define DISPLAY_PD_PU_EN \
      ../src/KISTA_SOI_STDLIB_ECSM_TT_del.v

#load genus synthesized code for the target block
xmvlog -work work_sub -cdslib ./cds.lib -append_log \
      -logfile xmvlog_postlay.log -errormax 15 -update -linedebug \
      -status ../innovus/output/design_pnr.v

#load system verilog testbench and include a directory in the path
xmvlog -work work -cdslib ./cds.lib -append_log \
      -logfile xmvlog_postlay.log -errormax 15 -update -linedebug \
      -define presyn -status ../src/SPI_Master_TB_pnr.sv -incdir ../src -sv

#elaborate the projet
xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
      -logfile xmelab_postlay.log -errormax 30 -access +wc \
      -nowarn CUVWSP -nowarn SDFNCAP -status work.SPI_Master_TB

xmsim -cdslib ./cds.lib -logfile xmsim_postlay.log \usepackage{} -errormax 15

Run the script:

source make.sh

To check the waveforms:

simvision dump.vcd
```




Figure 23: Post-layout simulation

6 Importing the design in Virtuoso

6.1 Importing Gate level Schematic

Go to the virtuoso directory and start virtuoso.

```
cd virtuoso
virtuoso &
```

Select Tools -> Library Manager. In the library manager click File -> New -> Library and write SPI_SLAVE in the Name field. Press OK. Then select "Attach to and existing technology library" and select KISTA_SOI_STDLIB_TECH. Press OK.

Now go to the CIW window and select File->Import Verilog. In "Verilog Files to Import" select the file place and routed netlist which includes capacitors. It is located under innovus/output/design_pnr_cap.v Change the target library to SPI_SLAVE. Add the reference libraries used in your design separated by a space (in this case it was only KISTA_SOI_STDLIB). The other options do not need to be changed. The form should look like Fig. 24

Open the schematic, and inspect its content (Fig. 25). It includes gates and decoupling capacitors:

Verilog In (on s2424)

Import Options

Global Net Options

Schematic Generation Options

Verilog Files To Import

ORKSHOP/innovus/output/design_pnr_cap.v

...

Target Library Name

SPI_SLAVE

...

Reference Libraries

KISTA_S0I_STDLIB

Reference Symbol View Names

symbol

▼ Overwrite Options

☐ Overwrite Existing Views

Overwrite Symbol Views

None

▼

▼ Import Modules as

Structural Modules

schematic

▼

Verilog Cell Modules

Create Symbol Only

▼

Schematic View Name

schematic

Netlist View Name

netlist

Functional View Name

functional

Symbol View Name

symbol

► Filter Modules

▼ Library Pre-Compilation Options

Pre Compiled Verilog Library

HDL View Name

hdl

Target Compile Library Name

...

☐ Compile Verilog Library Only

▼ Other Input Options

-f Options

...

-v Options

...

-y Options

...

Library Extension

► Other Output Options

OK

Cancel

Defaults

Apply

Load

Save

Help

Figure 24: Import Verilog form




Figure 25: Imported schematic

6.2 Importing Layout

To import the layout go to the CIW->Import-> Stream. In "Stream File" select the gds file created in innovus. Select the target Library SPI_SLAVE. Also provide the layer map file for importing the gds. this one is available under pvs/kista_1u.layermap.

Then go to More Options. Here you need to add a Ref Lib File Name. This is just a text file with a list of the names of the reference libraries. To create this file click on the pencil/paper besides "Ref Lib File Name" and select the KISTA_SOI_STDLIB and click on "Save and Exit" (Fig. 26). Give it a name myref.reflib.

Finally check the "Replace [] with <>" to match bus pins in schematic. The form "More Options" should look like Fig. 27.

The form for Xstream In should look like: (Fig. 28). Press Translate. A layout view will be created. Open the layout view, and press shift+f to see all the hierarchies (Fig. 29).

Now schematic, layout, and symbol views will be available for the SPI_Slave cell in the SPI_SLAVE library.




Figure 26: Creation of reference library file




Figure 27: Form More Options

Go to PVS -> Run DRC. In "Run Directory" select a directory intended for drc processing. Create a "drc_run" directory if you don't have one. Do not leave this field empty since many intermediate files from the drc will populate




Figure 28: Creation of reference library file

the virtuoso directory! The configuration for Rules and Input look like Fig. 30 and Fig. 31. Press submit and check for DRC violations.

Go to PVS -> Run LVS. In "Run Directory" select a directory intended for lvs processing. Create a "lvs_run" directory if you don't have one. Do not leave this field empty since many intermediate files from the lvs will populate the virtuoso directory! The configuration for Rules and Input look like Fig. 32 and Fig. 33. Press submit and check for LVS mismatches.

The design should not have any DRC and LVS since they were checked in innovus; however, it is necessary to cross-check with PVS.

6.3 Creating Functional View

For completeness, you can create a functional view by importing the RTL Verilog code. This will make possible to simulate the cell in a mixed signal




Figure 29: Imported Layout




Figure 30: PVS DRC Rules form

environment. Go to the CIW and select File -> Import -> Verilog and import the original RTL Verilog code for the SPI Slave. Select SPI_SLAVE as Target Library and leave the other options as default (Fig. 35). Press OK, and check that the functional view is available in the Library Manager.

PVS 16.15-64b DRC Run Submission Form (on s2424)

File Options Tools Toolbars Help cadence

Run Data

Rules

Input

Output

DRC Options

Layout

Library SPI_SLAVE

Cell SPI_Slave

View layout

Create GDSII drc_runs/SPI_Slave.gds

Layer Map List

pvs/kista_1u.layermap

Cell Name Table

Object Name Table

Label Map Table

Convert Pin to ☒ Geometry ☐ Text ☐ Geometry+Text ☐ Ignore

☒ Start DE ☐ Replace <> With [] ☒ Convert Half Width Path to Polygon

☐ DRC DE

Hierarchy Depth Limit 32 Maximum Vertices In Path/Polygon 2048

☒ PVS RV ☐ Use streamOutKeys

☐ Flatten Input Hierarchy

☒ Abort on Layout Error

Technology does not Contain Any GuiPreset Files

Figure 31: PVS DRC Input form

PVS 16.15-64b LVS Run Submission Form (on s2424)

File Options Tools Toolbars Help cadence

Run Data

Rules

Input

Output

LVS Options

Rules

Tech&Rules Configurator Include PVL

Technology

Technology mapping file /pvttech.lib

Technology kista_pvs

Rule Set default

Rules

pvs/kista_lvs.rul Technology

Add... View... Edit... Remove... Log File

Rules File(s) Add

☒ Start LVS DE

Technology does not Contain Any GuiPreset Files

Figure 32: PVS LVS Rules form

The image shows the 'PVS 16.15-64b LVS Run Submission Form (on s2424)' window. The window has a menu bar (File, Options, Tools, Toolbars, Help) and a toolbar. On the left is a sidebar with icons for Run Data, Rules, Input, Output, and LVS Options. The main area is titled 'Input' and contains a 'Layout' section. The 'Layout' section has fields for Library (SPI_SLAVE), Cell (SPI_Slave), and View (layout). Below these are buttons for 'DFI Lib Mgr' and 'Create GDSII' (set to lvs_runs/SPI_Slave.gds). There is a 'Layer Map List' section with a text area containing 'pvs/kista_1u.layer map' and a 'Remove' button. Below that are fields for 'Cell Name Table', 'Object Name Table', and 'Label Map Table', each with a '...' button. There are radio buttons for 'Convert Pin to' (Geometry, Text, Geometry+Text, Ignore) and checkboxes for 'Replace <- With []' and 'Convert Half Width Path to Polygon'. There are also fields for 'Hierarchy Depth Limit' (32) and 'Maximum Vertices In Path/Polygon' (2048). Below these are checkboxes for 'Use streamOutKeys' and 'Fill from streamOutKeys'. At the bottom of the 'Layout' section are fields for 'Create SPICE' (set to lvs_runs/SPI_Slave.spl) and 'Abort on Layout Error' (checked). There are 'Cancel', 'Apply', and 'Submit' buttons at the bottom left. The bottom of the window has a 'Schematic' section.

Figure 33: PVS LVS Input form

The image shows the 'PVS 16.15-64b LVS Run Status (on s24...)' window. The window has a title bar with a close button. The main area has a green checkmark icon. Below the icon are the following results:

ERC Results	Empty
Extraction Results:	Clean
Comparison Results:	Match

At the bottom, there is a question 'Do you want to start the LVS DE?' followed by 'Yes' and 'No' buttons.

Figure 34: LVS results

Verilog In (on s2424)

Import Options

Global Net Options

Schematic Generation Options

Verilog Files To Import
ects/KISTA_DIG_WORKSHOP/src/SPI_Slave.v

Target Library Name
SPI_SLAVE

Reference Libraries
KISTA_S01_STDLIB

Reference Symbol View Names
symbol

Overwrite Options

☐ Overwrite Existing Views

Overwrite Symbol Views
None

Import Modules as

Structural Modules
schematic

Verilog Cell Modules
Create Symbol Only

Schematic View Name
schematic

Netlist View Name
netlist

Functional View Name
functional

Symbol View Name
symbol

Filter Modules

Library Pre-Compilation Options

Pre Compiled Verilog Library

HDL View Name
hdl

Target Compile Library Name

☐ Compile Verilog Library Only

Other Input Options

-f Options

-v Options

-y Options

Library Extension

Other Output Options

OK

Cancel

Defaults

Apply

Load

Save

Help

Figure 35: Importing RTL Verilog