

# Saumya Shah

214-605-0265 | [www.linkedin.com/in/saumya-shah-ss](https://www.linkedin.com/in/saumya-shah-ss) | [github.com/saumyatshah](https://github.com/saumyatshah) | [saumyashah02000@gmail.com](mailto:saumyashah02000@gmail.com)

## Education

<b>The University of Texas at Dallas</b>	<b>Dallas, Texas</b>	<b>January 2023 – December 2024</b>
<ul style="list-style-type: none"><li>• Master of Science in Electrical Engineering <b>GPA: 3.78/4.00</b></li><li>• <b>Relevant Coursework:</b> VLSI Design, ASIC Design, Physical Design Automation, STA, Functional Verification, Testing &amp; Testable Design, Computer Architecture</li></ul>		
<b>Nirma University</b>	<b>Ahmedabad, India</b>	<b>July 2018 – June 2022</b>
<ul style="list-style-type: none"><li>• Bachelor of Engineering in Electronics and Communication Engineering.</li></ul>		

## Technical Skills

- **Languages:** Verilog, SystemVerilog, C, Python, Perl, TCL
- **EDA Tools:** Cadence (Virtuoso, Innovus), Synopsys (Design Compiler, PrimeTime, TetraMAX, HSPICE, WaveView), Mentor Calibre, ModelSim, Gem5, AMD Vivado/Vitis
- **Concepts:** Physical Verification (DRC, LVS, ERC, Antenna), STA, Timing ECOs, Place & Route, Clock Tree Synthesis, IR/EM/Noise Analysis, Design for Test (BIST, Scan, ATPG), ASIC Design Flow
- **Protocols:** I2C, SPI, UART
- **Certifications:** Basic Static Timing Analysis (Cadence)

## Work Experience

<b>Embedded Engineer</b>	<b>Winwinlabs</b>	<b>April 2025 – Present</b>
<ul style="list-style-type: none"><li>• Designed and optimized real-time data acquisition and communication framework on ESP32-S3, applying <b>timing analysis, resource optimization, and verification methodologies</b> to ensure reliability across deployments.</li><li>• Automated firmware updates, configuration management, and debugging processes, demonstrating <b>scripting and flow automation skills</b> relevant to EDA workflows.</li><li>• Delivered a scalable system architecture balancing performance, power efficiency, and latency, reflecting concepts parallel to <b>PPA trade-offs in chip implementation</b>.</li></ul>		

## Projects

<b>Sobel Edge-Detection for Reconfigurable Computing</b>	<b>September 2024 – December 2024</b>
<ul style="list-style-type: none"><li>• Implemented Sobel filter accelerator with HLS, optimized using synthesis directives.</li><li>• Integrated with ARM HPS for hardware/software co-design, reducing latency by 14%.</li><li>• Verified cycle-accurate timing and resource utilization with <b>QoR reports</b>.</li></ul>	
<b>Design and Fault Analysis of Digital Circuits using TetraMAX</b>	<b>January 2024 – April 2024</b>
<ul style="list-style-type: none"><li>• Designed combinational and sequential circuits using Structural Verilog and synthesized using Synopsys Design Compiler.</li><li>• Synthesized the design in Synopsys Design Compiler - Design Vision and observed the circuit area, power, and timing reports.</li><li>• Enhanced test and fault coverage by 10-12% through Scan Insertion utilizing Design Compiler by generating test vectors using Automatic Test Pattern Generation (ATPG) using Tetramax.</li></ul>	
<b>Mini Stereo Digital Audio Processor using ASAP 7nm</b>	<b>January 2024 – April 2024</b>
<ul style="list-style-type: none"><li>• Designed RTL architecture with custom two-channel FIR filter and memory controller.</li><li>• Synthesized using Synopsys Design Compiler on ASAP 7nm; verified functionality in ModelSim.</li><li>• Automated <b>floorplan, PnR, STA, and power optimization</b> via TCL scripting; achieved timing closure and clean signoff.</li></ul>	
<b>Analysis of Branch Predictors and Cache Associativity</b>	<b>September 2023 – December 2023</b>
<ul style="list-style-type: none"><li>• Conducted a comprehensive analysis of diverse cache design strategies, assessing the influence on x86 CPU performance. Subsequently, derived an optimal configuration yielding the lowest Cycle Per Instruction (CPI) while maintaining cost efficiency.</li><li>• Evaluated the impact of changing variables on branch predictors through experimentation using advanced features from GEM5.</li><li>• Generated python scripts to improve the benchmarks' execution speed by 30%.</li></ul>	
<b>Design and implementation of FPU with GF65 Technology</b>	<b>September 2023 – December 2023</b>
<ul style="list-style-type: none"><li>• Built custom cell library (NAND, NOR, XOR, AOI, OAI, DFF) in GF65 process.</li><li>• Implemented RTL in Verilog and performed synthesis in Synopsys Design Vision.</li><li>• Completed <b>PnR using Cadence Innovus</b>, optimizing layout for congestion and timing.</li></ul>	
<b>RISC Processor Design</b>	<b>January 2023 – March 2023</b>
<ul style="list-style-type: none"><li>• Synthesis and simulation of an 8-bit RISC Harvard Architecture Processor reduced to 32 instructions with user input opcodes.</li><li>• Instantiated modules to perform data hazard stall and branch detection logic to avoid writing erroneous data into the memory.</li><li>• Developed intricate pipelining techniques within the project scope to enhance instruction execution efficiency of the microcontroller.</li><li>• Deployed and verified the design on Nexys3 FPGA.</li></ul>	