

B07 e2: load step at 17:35:25 — Bench, 16 Oct 2026, 300 kHz, closed loop, kscale 0.5 (slide 46)
Voltage differences v_d1, v_d2 (reference 0 V; dotted = final level, band = ±abs band, dash-dot = time into band)
v_d1 = V_M1 − V_M2 (0.5 s mean)
v_d2 = V_M2 − V_M3 (0.5 s mean)
Voltage difference [V]
0.2
0.1
0.0
−0.1
Shuffled i_sh (solid) and circulating i_c (dashed), 0.5 s means over raw samples
i_sh1 = I_LA1 − I_LB1
i_sh2 = I_LA2 − I_LB2
i_c1 = I_LA1 + I_LB1
i_c2 = I_LA2 + I_LB2
Current [A]
1.0
0.5
0.0
−0.5
−1.0
String current and power (e-load), module currents rebuilt by KCL
I_string (e-load)
I_M1 (KCL, 1 s mean)
I_M2 (KCL, 1 s mean)
I_M3 (KCL, 1 s mean)
P_string (e-load)
Current [A]
Power [W]
1.4
1.2
1.0
0.8
0.6
0.4
70
65
60
55
50
45
−2
0
2
4
6
8
10
Time from event [s]
[RUN_CL] id2 -0.46, Pstr -16.09 | telemetry 44 Hz: times shorter than one sample (23 ms) are not resolved