
B01 e11: load step at 14:44:43 — Bench, 16 Oct 2026, 200 kHz, open loop (duties fixed) (slide 48)
Voltage differences v_d1, v_d2
v_d1 = V_M1 − V_M2 (0.5 s mean)
v_d2 = V_M2 − V_M3 (0.5 s mean)
Voltage difference [V]
0.15
0.10
0.05
0.00
−0.05
−0.10
−0.15
Shuffled i_sh (solid) and circulating i_c (dashed), 0.5 s means over raw samples
i_sh1 = I_LA1 − I_LB1
i_sh2 = I_LA2 − I_LB2
i_c1 = I_LA1 + I_LB1
i_c2 = I_LA2 + I_LB2
Current [A]
4
2
0
−2
String current and power (e-load), module currents rebuilt by KCL
I_string (e-load)
I_M1 (KCL, 1 s mean)
I_M2 (KCL, 1 s mean)
I_M3 (KCL, 1 s mean)
P_string (e-load)
Current [A]
1.25
1.00
0.75
0.50
0.25
0.00
−0.25
−0.50
Power [W]
0.08
0.06
0.04
0.02
0.00
−0.02
−0.04
−3.0
−2.5
−2.0
−1.5
−1.0
−0.5
0.0
Time from event [s]
[RUN_OL] VM1 +25.18, VM2 -25.19, VM3 -25.26 | telemetry 40 Hz: times shorter than one sample (25 ms) are not resolved