Skip to content
The root repo for lowRISC project and FPGA demos.
SystemVerilog C++ Scala Makefile Python C Shell
Branch: master
Clone or download
Pull request Compare This branch is 392 commits behind lowRISC:master.
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
chisel @ 66a2534
fpga @ 383720a
hardfloat @ 9f0377e
junctions @ 4647540
project
riscv-tools @ d07adcb
rocket @ 6b3ca30
socip @ ac800b4
src
uncore @ c99308d
vsim
.gitignore
.gitmodules
.travis.yml
LICENSE
Makefrag
README.md
sbt-launch.jar
set_riscv_env.sh

README.md

lowRISC chip

The root git repo for lowRISC development and FPGA demos.

master status: master build status

update status: update build status

dev status: dev build status

Current version: Release version 0.2 (12-2015) --- Untethered lowRISC

To download the repo:

git clone https://github.com/lowrisc/lowrisc-chip.git
cd lowrisc-chip
git submodule update --init --recursive

For the previous release:

################
# Version 0.1: tagged memory (04-2015)
################
git clone https://github.com/lowrisc/lowrisc-chip.git
cd lowrisc-chip
git checkout tagged-memory-v0.1
git submodule update --init --recursive
You can’t perform that action at this time.