Assignment -2: Sequential Assignment

AV212- Digital Electronics and VISI Design

Submitted by:

Sawabh Rumar (Sc228146)

Q.D Design a dequential circuit using Ik Flipflop for generating 2's complement of serial data.

State diagram:

(S) 20/0


1/1

1/0


9/1

State table:

PS (A)	x	NS	0/P		J		
0	0	0	0	- 1	0	,×	
D	1	1	1:		1	×	
1	0	1	1		X	0	
1		t	0		×	0	




for op:




PSX	0	
(A) 0	×	×
1	0	0

$$K = 0$$



Design a binary country that will convert a 64 KHz pulse signal into a 2 KHz square wave. Use D flip flop.


501": By using positive edge-tuiggered D FF:



Pulse signal is converted into sequere wave (but with same frequency).


By frequency division ratio = $\frac{fin}{fout} = \frac{62 \text{ KHz}}{2 \text{ KHz}} = 32$.


So, we need 5 flip flops to achieve 2KHZ.



Using 5 bit supple counter,
output frequency = 2 kHz.

Design a sequential circuit that generates one pulse when an input goes from low to high and when the input goes from high to low, the circuit generates two pulses as shown below. The input signal needs to be synchronized with the clock. Use T flip flop for the design. In between the double pulse if any transition occurs in the input, neglect it.





State table:

The state of the s		
<u>PS</u>	NS X=0 X=1	x=0 x=1
S ₀	So S1	0 1
51	S2 S1	1 0
S_{Σ}	S3 S3	0 0
, S ₃	S4 S4	1.1
S+	So So	0 0

State Assignment:

$$S_0 \rightarrow 000$$


$$S_1 \rightarrow 001$$


$$S_2 \rightarrow 010$$


$$S_3 \rightarrow 011$$

$$S_4 \rightarrow 100$$

(ABC)	2	(ABC)	9/p	TA	TB TC	
000	0	000	1	0	0 0	
000	0.	010		1,,,,0	1, 1.	
001		001	0	0	0 0	
010	.1	011	0	0	0 1	
011	0	100	1	1	. ! 1	
011	1	1.00	1	1	. 1 1	
100	0	000	0	1	0 6	
100	1	000	0	1	0 0	








Tc: AB CX	00	01	11	10
00	0	1	0	M
اد	1	U	-1	1
17.	X	X	×	X
10	0	0	×	X

$$O/p = \overline{A} \overline{B} \overline{C} \times + BC + C \overline{X}$$
 $T_B = BC + C \overline{X}, T_C = C \overline{X} + B + \overline{AC} X$
 $T_A = A + BC$



A finite-state machine has one input (w) and one output (z). The input 'w' is a serial input synchronised to a clock. The state machine is a faut of a communication system that is using the following rules for transmission of data through the input w: If a 1 occur in the input system, then there should be an odd numbers of 1's; if a 0 occurs, then there should be an even no.; of 0's. If it is not so, then it has to report an error signal showing in the output, i: 5 z=1.

W= 11100010011 0000

Z 000000100001000

Design the circuit using Thip flop.

Som:


Assignment:


$$S_0 \rightarrow 000$$


 $S_1 \rightarrow 001$
 $S_2 \rightarrow 010$
 $S_3 \rightarrow 011$
 $S_4 \rightarrow 100$

PS	X	NS A BC	19/P	TB Tc
Ø00	0	001	0	0
000	1	10	0	1 0
01	0	OD	0	0 1
01	1	10	1	1
10	0	01	0	1 , 1
10	t	- 11	0	0
11	0	01	1	, 1 0.
11	t	10	0	0 . 1

K-Map:









Op= BCX + BCX

$$T_c = \overline{B} \, \overline{x} + c \, x + B \overline{c}$$

Circuit:




Design a dequential circuits with D flip-flops to implement the following state diagram:



Son: Slate Table:


PS(A)	Input xp	NS (DA) O/P
0	0 0	0
0	0 1	1
0	1 0	1 00
0	11-	0
1	0 0	, b
1	0 1	0
1	10	0
1	1 1	1


K-Map for DA:



1 You only have D-Flip Flops with asynchronous preset and reset.

1 Design 2-bit shift register with asynchronous parallel load using







_		I
Shift	Load	Operation
0	0	No change
0	4	Parallel load
t	X	shift from Ao to A)

1) Design 2-bit shift negister with asynchronous parallel load using D Flip Flops.






one output Y. Derive the state table and state diagram of the circuit.



Soln: Assign the states as S=00, $S_1=01$, $S_2=10$, $S_3=11$

PS (AB)	χ	NS (AB)	0/P	JA	KA	JB	K _B
00	0	ol	0	0	×	1	×
01	0	10	Î	1	X	×	1
01	1	1 1	0	1	X	×	0
10	0	- 00	1	X	1	0	×
10	10	01	0	X	1	1	×
11	0	- 11	0	X	0	X	0
11	1	10	7	×	0	X	1

state diagram:




O Design MOD 6 counter using T flip flop? If the clock prequency of the counter is 10 MHz, find the output prequencies generooted by the flip flops.


State diagram: 1/0 0/0 1/0 0/0 1/0 0/0 53 1/0 0/0


Assignment: $S_0 \rightarrow 000$ $S_1 \rightarrow 001$ $S_2 \rightarrow 000$ $S_3 \rightarrow 011$ $S_4 \rightarrow 100$ $S_5 \rightarrow 101$

State table:

PS (ABC)	<u> </u>	(ABC)	0/p	TA	$\mathcal{T}_{\mathcal{B}}$	Tc
000	0	000	0	0	0	0
000	1	001	0	0	0	1
001	0	001	0	0	0	0
001	1	010	0	0	1	1
010	0	010	0	D	D	0
010	1	011	0	0	0	1
011	0	011	0		0	D
011	1	100	0	1	1	1
100	0	100	0	0	O	0
100	1	101	0	Ó	0	ĺ
101	0	101	0	0	0	0
101	1	000	1		10	1











K-Map:




Circuit:



Clock

The Block diagram. The shipt-register is used to convert the parallel data to serial data. The stop bit b7 is set 0 when the parallel input is given. Before transmitting the signal b0 to b7, a parity bit (odd) is added in the bit position b7. A FSM need to be designed to generate the parity bit and argument with the serial o/p w. A 3 bit counter is used to count from 0 to 7 and when it reaches 7, the sel line becomes high to bransmit the generated parity bit Delign the FSM using JK Flip flop.








Sofri State diagram:




Assignment:











the a local of rations the

set be beauted high to invision

and all making the fine

10 100 100