AV322- VLSI Technology

SAURABH KUMAR SC22-B146

CMOS Fabrication Assignment Using Twin well Technology


Twin-well Technology: Allows both n-channel Mos (NMOS) and p-channel Mos (PMos) devices to be fabricated on the same substreate by using both n-well and p-well regions.


tabrication:

Step-0: Substruct preparation: Take p-type si water.

p-si water

Skp. 2: Form Sio2 layer by dry oxidation





5tep-B: Patterning sioz layer


(1) Photolithography: (1) Apply positive photoverist on SiOz and do spin-coating. (ii) Aligh the photomask.


(ii) Expose the photoverist to UV light through the mark.

(Dalissolve exposed PR in developer.


Masket J J J J J UV light Development . Etching

Etching: Wet eching using HF - selective etching of sioz.
CF ₄ $\xrightarrow{\text{<300°C}}$ CF ₃ + F**
F* + H2 HF
$HF + SiO_2 \longrightarrow SiF_6^{2-}\uparrow + H_2\uparrow$
Result: PR sioz \$3000000000000000000000000000000000000
P-Si
(3) Stripping: Remove PR using H2504 + H202 8 oblition.
Result: sioz sonm
p-si
Step 10: Deposit sign4 layer over sion using dry oxidation (Hard Mest).
some sing \$100nm oxide elsewhere later (700-800°C)
SiH4 + NH3 - Si3N4 + H2
Low-Pressure Chemical Vapowr
Step 5: Catterning Si3N4 for nowell region.
Lo Open windows to implant n-well.
1) Photolithogoraphy: (1) Apply ove photograist.
Align the photomask. © Expose it to UV light.
Develop the PR.
Mark 1 1 1 1 1 1 1 1 1
Si3 Phonomark PR
SiO2 Exposure+
1-si. Development






Step 17: Grow thick oxide by wet-oxidation.



D-Si




p-type

Step-13: Pattern sisny layor


Photolitho graphy: PR -> Mask -> Exposure -> Development string

strupping _ mark

Resud:




Step-19: Grow oxide all over by wet oxidation



Si+ 120 wet sio2 + 15 T

Step-13: Signa + SiOz etching .
Using special photonerist to Hemore SiOz using CF4 Hecipe,
and F* Hecipe to Hemore Signa.



Recipe for SiO2:

(F4 $\frac{6300^{\circ}C}{\text{plasma}}$ CF3 + F*

F* + H2. \longrightarrow HF

HF + SiO2 \longrightarrow SiF627 + H21

Recipe for Si3N4:

CF9 $\frac{6300^{\circ}C}{\text{plasma}}$ F* + CF3

F* + Si2N4 \longrightarrow SiF627 + H21


Ashing: Cx Hy + 02 Ash , co2 + H2

Ly to sove one-sid Mos using photoresist.


Ly No developer or mask orequired.

Ly Remove PR using acetone.

Result:




Step-10: Deposit 100 nm Sioz by dry oridation,




Si+02 doy 5102

step-17: Deposit polysilian




Step-10: Pattern polysi.

- 1) Photolithography @ Apply positive PR



- (b) Align the photomousk
- @ Expose it to by light @ Development.






(i) Etching

$$poly Si$$
: $CF_4 \overset{\checkmark}{\longrightarrow} 300^{\circ}C \xrightarrow{} CF_3 + F^*$
 $F^* + Si \xrightarrow{} SiF_2^{2-1}$
 SiO_2 : $CF_4 \overset{\checkmark}{\longrightarrow} CF_3 + F^*$
 $F^* + H_2 \xrightarrow{} HF$
 $HF + SiO_2 \xrightarrow{} SiF_2^{2-1} + H_1^{1}$


(ii) Stripping: Use Ho2 + 13504 solution to remove the PR.




step-19: Halo / Titted Implantation → Using Boston (NMOS side)

L. Use spin-coat, PR to funtect PMDs side. Then expose and develop...

4 Implant B MMOS side with some filt angle.






Remove the PR using oz plasma ashing.

Gaty +02 ash Coz + Hz

Step-@: Repeat halo-implantation PMOS side with As.

Result ?





Step-2): Shallow dofing

Ly use very low diffusivity dopants (So for NMOS, Ni for PMOS)

for very thin film implantation.

Ly Mask the other side PR.






make not bulgy, so make it thin for now.

Remove the PR mask by asking. Repeat the process for PMOS side.


Result:



Step-2: 5802 deposition

SiH4 + 02 200°C SiO2 + 12

(100 nm)



Step 3: Anisotropic dogon Etching

Using 13.56 MHZ fuequency of setup:

Charging polarity and 5-10 kV

Of operating voltage to etch sioz

Using Ant (heavy ruckeus; less mobile),

Which bombards sioz and etches it.

Result:

Petches only the direct surface.

Polysi

n

Polysi

p-si

Step-9: Deep Implantation

Wask the other-side (PMOS) using PR mark.

- Implant with As for NMOS, St for PMOS.

- Remove PR using ashing.


A8

PR Malk

Result:

SiD2 SiD2 SiD2 SiD2 P-Si

Now, stepeat it on AMOS side with Sb.



Step-123: Metal Deposition and Littoff

1) Spinwat PR everywhere.


1 Align photo mask

@ Expose + Develop to get PR pattern.

1 Deposit metal everywhere.

1 Use actes acetone to yemove PR and liftoff the metal on top of it.

Metal Hernains in the region where there was ma PR.



final structure:

