

Verilog Lab 1

Submitted By:

Saurabh Kumar

SC ID: SC22B146

Course: DIGITAL ELECTRONICS AND VLSI DESIGN LAB (AV232)

Question No. 1 A room has two switch and one Fan. The switches are denoted by “A” and “B” and the Fan is denoted by “F”. The condition is given that the Fan will be running (ON) when any one of the switch is ON. As a designer you have to make a circuit which will do the operation. Write the Boolean Expression for the Circuit. Write the Verilog Module for the circuit. [The circuit input as Switches “A”, “B”. The output of the Circuit is “F”.]

Sol:


The **boolean expression** should be:

$$F = A \text{ xor } B$$


Code:


```
module fan(  
    input A,  
    input B,  
    output F  
);  
    assign F = A^B;  
endmodule
```

Schematic:



Simulation:





Question No. 2

- Write the Verilog module for Half Adder Circuit.

Sol: **Boolean expression:**


Sum, $S = A \text{ xor } B$

Carry, $C = A \text{ and } B$


Code:

```
module halfAdder(A,B,C,S);
input A, B;
output S, C;
assign S = A^B;
assign C = A&B;
Endmodule
```


Schematic:




Simulation:



Objects		
Name	Value	Data Type
A	1	Logic
B	1	Logic
S	0	Logic
C	1	Logic



Objects		
Name	Value	Data Type
A	0	Logic
B	1	Logic
S	1	Logic
C	0	Logic



- Write the Verilog module for Full Adder Circuit

Sol: **Boolean expression:**


Sum, $S = A \text{ xor } B \text{ xor } C_{in}$

Carry, $C_{out} = (A \text{ and } B) \text{ or } (B \text{ and } C_{in}) \text{ or } (C_{in} \text{ and } A)$


Code:

```
module fullAdder(A,B,Cin,Cout,Sum);
input A,B,Cin;
output Sum,Cout;
assign Sum = (A^B^Cin);
assign Cout = (A&B)|(B&Cin)|(Cin&A);
endmodule
```

Schematic:



Simulation:



Question No. 3 Write a Verilog module for 2:1 Multiplexor

Sol: Boolean expression:

Output, $O = ((\text{not } S) \text{ and } A) \text{ or } (S \text{ and } B)$

Code:


```

module mux(
    input A,
    input B,
    input S,
    output O
);
    assign O = (~S&A)|(S&B);

```

endmodule

Schematic:



Simulation:

