


वैद्युतकशास्त्रम्
ELECTRONICS

SEMICONDUCTOR



Transistor

- Types
- characteristics
- Analysis → AC
- DC

Diode: → $p|n$

↳ 1930: first diode

1947: first transistor (germanium)


1956: transistor with silicon

1970: transistor with gallium arsenide


↳ basis for very large scale integration (VLSI)

Material classification based on energy Band.


Insulator (conductor band)



$$Si: 2+8+4=14e^-$$




Conductor



$$Ge: 32e^-$$


Semiconductor



$$Ge: 0.67 eV$$

$$Si: 1.1 eV$$

$$GaAs: 1.43 eV$$



Gallium $\rightarrow 31e^-$
trivalent


Arsenic $\rightarrow 33e^-$
pentavalent

Intrinsic SC: Pure


Extrinsic SC: Impure

↳ by doping


↳ n-type: Adding pentavalent impurity to a Si which is pure.




↳ p-type: Adding trivalent impurity





n-type:



p-type:





Conditions:

- No Bias: $V_D \rightarrow 0$
- Forward Bias: $V_D > 0V$
- Reverse Bias: $V_D < 0V$

$$I_D = I_s (e^{\frac{V_D}{nV_T}} - 1), \text{ where}$$

(If V_D is \ominus ve, $I_D \sim I_s$)

If $V_D = 0$, $I_D = 0$

I_s : Saturation current
 V_D : Applied voltage
 n : Ideality factor (1 or 2)
 V_T : Thermal voltage

Thermal voltage, $V_T = \frac{kT}{q}$, where k : Boltzmann's constant
 $= 1.38 \times 10^{-23} \text{ J/K}$


T : Absolute temp. in K
 $(273 + {}^\circ\text{C})$

q : e⁻ charge $\rightarrow 1.6 \times 10^{-19} \text{ C}$

Eg. Find the thermal voltage at the temp. of 27°C .

Soln: $V_T = \frac{1.38 \times 10^{-23} \times 300}{1.60 \times 10^{-19}} = \frac{414}{160} \times 10^{-2} = 25.8 \text{ mV}$




Temperature Variation:




- For forward biased region in Si diode, shift towards to the left @ 2.5 mV for every per degree increase in temp.
- For reverse biased region, the reverse saturation current of Si diode double for every 10 degree rise in temp.

(23-03-2023)

Diode:




Practical diode



Ideal diode

Resistance

- Static resistance
- Dynamic resistance



$$r_s = \frac{0.5}{10 \times 10^{-3}} = 50 \Omega$$

$$r_d = \frac{10}{1 \times 10^{-6}} = 10 \times 10^6 \Omega$$

$$g_D = \frac{\Delta V_D}{\Delta I_D}$$

$$I_D = I_S (e^{\frac{V_D}{nV_T}} - 1)$$

$$\Rightarrow I_D \approx I_S e^{\frac{V_D}{nV_T}}$$


$$\frac{dI_D}{dV_D} = \frac{(I_S e^{\frac{V_D}{nV_T}}) \cancel{I_D}}{nV_T} = \frac{I_D}{nV_T}$$

$$\therefore g_D = \frac{dV_D}{dI_D} = \frac{nV_T}{I_D}$$

Let $n=1$, $V_T = 26 \text{ mV}$ (at room temp.)

$$\Rightarrow g_D = \frac{20 \text{ mV}}{I_D}$$

Q) Find V_R , V_D and I_D .



$$\text{Soln: } V_R = I_D R$$

$$E - V_D - V_R = 0$$


$$\Rightarrow 8 - 0.7 - 2.2 \times 10^3 I_D = 0$$

$$\Rightarrow I_D = \frac{8 - 0.7}{2.2 \times 10^3}$$

$$= 3.32 \text{ mA}$$

$$V_R = 3.32 \times 10^{-3} \times 2.2 \times 10^3$$

$$= 7.3 \text{ V}$$




| Software: LTSPICE



$$V_o = I_D \times 5.6 \times 10^3$$

$$\begin{array}{l|l} V_{D2} = 20V & I_o = 0 \\ V_o = 0 & V_{D1} = 0 \\ I_D = 0 & V_R = 0 \end{array}$$

$$E - V_{D1} - V_{D2} - V_R = 0$$



Consider Si-diode.


Determine V_o , I , I_1 , I_2 .

Soln: $V_o = 0.7 V_{10}$ (For Si)

$$I = \frac{E - V_o}{0.33 \times 10^3} = 28.18 \text{ mA}$$



$$I_1 = I_2 = \frac{I}{2} = 14.09$$

OR GATE




Output = 9.3V

RECTIFIER




after adding
capacitor


(Full Wave Rectifier)



(Half wave Rectifier)



Half wave Rectifier (HWR)



$$V_{dc} = \frac{1}{2\pi} \int_0^{2\pi} V_m \sin \omega t \, d\omega t$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} V_m \sin \omega t \, dt + \int_{\pi}^{2\pi} V_m \sin \omega t \, dt \right]$$

$$= \frac{1}{2\pi} \left[-V_m \cos \omega t \right]_0^{\pi}$$

$$V_{dc} = \frac{V_m}{\pi} = 0.318 V_m$$

$V_{rms} \rightarrow$ Root mean square

$$V_{rms} = \sqrt{\frac{1}{2\pi} \int_0^{\pi} V_m^2 \sin^2 wt dt}$$

$$\Rightarrow V_{rms} = \frac{V_m}{2}$$

Ripple factor, γ = rms value of ac component of o/p waveform

dc value of o/p waveform

$$= \frac{V_{rms}}{V_{dc}}$$

$$V_{rms} = \sqrt{V_{dc}^2 - V_{ac}^2}$$

$$\gamma = \sqrt{V_{dc}^2 \left(\frac{V_{rms}^2}{V_{dc}^2} - 1 \right)}$$

$$= \frac{\sqrt{V_{rms}^2 - V_{dc}^2}}{V_{dc}} = \sqrt{\left(\frac{V_m/2}{V_m/\pi}\right)^2 - 1} = \sqrt{\frac{\pi^2}{4} - 1}$$

$$\Rightarrow \gamma = 1.21$$

→ Efficiency = o/p dc power

i/p ac power

$$= \frac{V_{dc}^2 / R_L}{V_{rms}^2 / R_L}$$

$$\left(\frac{V_m/\pi}{V_m/2} \right)^2 = \frac{4}{\pi^2} = 0.40$$


↳ 40.6 %.

→ Form factor = rms value

$$\text{Average value} = \frac{\pi}{2} = 1.57$$


→ Peak factor = peak value

$$\frac{\text{peak value}}{\text{rms value}} = \frac{V_m}{V_{rms}} = 2$$



Full Wave Rectifier

- * Bridge Rectifier
- * Centre Tapped Transformer




+ve cycle:

$$D_1 = D_3$$

-ve cycle:

$$D_2 = D_4$$



$$\begin{aligned} V_{dc} &= \frac{1}{2\pi} \int_0^{2\pi} V_m \sin \omega t \, d\omega t \\ &= \frac{1}{2} \int_0^{\pi} V_m \sin \omega t \, d\omega t + \int_{\pi}^{2\pi} -V_m \sin \omega t \, d\omega t \end{aligned}$$

$$\Rightarrow V_{dc} = \frac{2V_m}{\pi}$$

$$\begin{aligned} V_{rms} &= \sqrt{\frac{1}{2\pi} \int_0^{2\pi} V_m^2 \sin^2 \omega t \, d\omega t} \\ &= \frac{1}{\pi} \int_0^{\pi} V_m^2 \left(\frac{1 - \cos 2\omega t}{2} \right) \, d\omega t \end{aligned}$$

$$\Rightarrow V_{rms} = \frac{V_m}{\sqrt{2}}$$

$$\rightarrow \text{Ripple factor, } \eta = \frac{V_{\text{rms}}}{V_{\text{dc}}} = 0.482$$

$$V_{\text{rms}} = \sqrt{V_{\text{rms}}^2 - V_{\text{dc}}^2}$$


$$\rightarrow \eta = \frac{\text{dc power}}{\text{ac power}}$$

$$= \frac{V_{\text{dc}}^2 / R_L}{V_{\text{rms}}^2 / R_L} = \frac{(V_m / \pi)^2}{(V_m / \sqrt{2})^2}$$

$$= 81.2\%$$

$$\rightarrow \text{form factor} = \frac{V_{\text{rms}}}{V_{\text{dc}}} = \frac{V_m / \sqrt{2}}{2V_m / \pi} = 1.11$$

$$\rightarrow \text{peak factor} = \frac{\text{peak value at } 0^\circ}{\text{rms value}} = \frac{V_m}{V_m / \sqrt{2}} = \sqrt{2}$$




PIV (Peak Inverse Voltage):

↳ The max. reverse bias voltage a diode can tolerate before breakdown.

Bridge transformer: $\text{PIV} \geq V_m$


centre tapped transformer: $\text{PIV} \geq 2V_m$

In +ve cycle:
















$2V_m \rightarrow$ max. voltage

↳ after this, breakdown will happen.





CLIPPERS









(Ideal diodes:
 $V_1 > V_2$)



In +ve cycle

upto V_1 , Input follows the output.
 above, output voltage = V_1
 = constant









Transfer curve \rightarrow Relation b/w
 V_o and V_i



CLAMPERS



(DC inserter)

(diode \rightarrow ideal)




30-03-23


①




$$V_i = V_c$$



$$\begin{aligned} &+ V_i - V_c - V_o = 0 \\ \Rightarrow & V_o = -V_i - V_c \\ = & -2V - 2V \\ = & -4V \end{aligned}$$






②

-ve cycle:


$$\begin{aligned} &-20V + V_c - 5V = 0 \\ \Rightarrow & V_c = 25V \end{aligned}$$

+ve cycle:

$$\begin{aligned} &V_i + V_c - V_o = 0 \\ \Rightarrow & V_o = V_i + V_c \\ = & 10 + 25 \\ = & 35V \end{aligned}$$




+ve cycle:




$$V_i - V_L + 5 = 0 \\ \Rightarrow V_C = V_C^o + 5 \\ = 15V$$

-ve cycle:



$$-V_i - V_C - V_o = 0 \\ V_o = -V_i - V_C \\ = -20 - 15 \\ = -35$$




ZENER DIODES

(Reverse Bias Diode)


→ Application in reverse bias

→ Characteristic is similar to p-n diodes in forward bias.




PIV }
PRV } Peak Inverse/Reverse
Voltage

Voltage divider rule:



Voltage Regulation



$$V_L = \frac{V_i \times R_L}{R + R_L}$$

↪ when input $V_i < V_z$, diode is an open circuit (switch).
when input $V_i \geq V_z$, diode is closed circuit (switch).

$$I_R = I_Z + I_L$$

$$I_L = I_R - I_Z$$

$$I_L = \frac{V_L}{R_L}$$


$$P_Z = J_Z \cdot V_Z$$

$$I_R = \frac{V_R}{R} = \frac{V_i - V_L}{R}$$

Q) For the given circuit, calculate:
 V_L , V_R , I_Z & P_Z ,

for (a) $R_L = 1.2 \text{ k}\Omega$

(b) $R_L = 3 \text{ k}\Omega$



$$\text{Soh: (a)} V_L = \frac{16V \times 1.2 \text{ k}\Omega}{(1\text{k} + 1.2\text{k})\text{k}\Omega} = 8.73 \text{ V}$$

$$V_R = V_i - V_L$$

$$= 16 - 8.73$$

$$= 7.27 \text{ V}$$

$$I_Z = 0$$

$$P_Z = 0$$

$$(b) V_L = \frac{16 \times 3 \text{ k}\Omega}{3\text{k} + 1\text{k}} = 12 \text{ V}$$

$$V_R = V_i - V_L = 16 - 12 \xrightarrow{\text{ID}} \text{voltage regulation} \\ = 6 \text{ V}$$


$$I_L = \frac{V_L}{R_L} = 3.33 \text{ mA}$$

$$I_R = \frac{V_R}{R} = \frac{6V}{1k} = 6 \text{ mA}$$

$$I_Z = I_R - I_L = 2.67 \text{ mA}$$

$$P_Z = I_Z V_Z$$

- Q)
 ① Fixed V_i & fixed R_L .
 ② Fixed V_i & variable R_L .
 ③ Variable V_i & fixed R_L .



Soln: $V_L = \frac{V_i R_L}{R + R_L}$

$R_{L\min}$ & $R_{L\max}$

$$V_L(R + R_L) = V_i R_L$$

$$R_L(V_L - V_i) = V_i R$$

$$R_{L\min} = \frac{V_L R}{V_i - V_L}$$

$$R_{L\max} = \frac{V_Z R}{V_i - V_Z}$$

$$I = I_Z + I_L$$


$$V_R = V_i - V_Z$$

$$I_R = \frac{V_R}{R}$$

$$I_Z = I_R - I_L$$


$$I_{L\min} = I_R - I_Z$$

$$R_{L\max} = \frac{V_Z}{I_{L\min}}$$



Q) Calculate the min^m & max^m resistance values and currents of the load resulting in $V_L = 10V$ or $V_Z = 10V$.

Take $V_i = 50V$, $R = 1k\Omega$, $I_Z = 32mA$.



$$\text{SOL: } R_{L\min} = \frac{V_L R}{V_i - V_L} = \frac{10 \times 1000}{50 - 10} = 250\Omega$$



$$V_R = V_i = V_Z = 40V$$

$$I_R = \frac{V_R}{R} = 0.04A$$

$$I_{L\min} = I_R - I_Z = 0.04 - 0.032 = 0.008 = 8mA$$

$$R_{L\max} = \frac{V_Z}{I_{L\min}} = \frac{10}{8 \times 10^{-3}} = 1.25k\Omega$$

$$I_{L\max} = \frac{V_Z}{R_{L\min}} = \frac{10}{250} = 40mA$$



→ Variable V_i & fixed R_L :

$$V_L = \frac{V_i R_L}{R + R_L}$$

$$V_{i\min} = \frac{V_Z (R_L + R)}{R_L}$$

The max^m value of V_i is limited by V_{ZM} .

$$I_{ZM} = I_R - I_L$$

$$I_{R,\max} = I_{ZM} + I_L$$

$$I_L = \frac{V_L}{R_L}$$

$$I = I_Z + I_L$$


$$V_R = V_i - V_Z$$

$$V_{i,\max} = V_{R,\max} + V_Z$$

$$= I_{R,\max} + V_Z$$

Q) Calculate the range of input values for the voltage regulation.

$$V_Z = 20V, I_{ZM} = 60mA$$



$$\text{So? } V_{i,\min} = \frac{V_Z(R_L + R)}{R_L} = \frac{20(1.2k + 220)}{1.2k}$$
$$= 23.6V$$


$$I_L = \frac{V_L}{R_L} = \frac{20}{1.2k\Omega} = 16.67mA$$

$$I_{R,\max} = I_{ZM} + I_L$$
$$= 60mA + 16.67mA = 76.67mA$$

$$V_{i,\max} = \underline{\underline{V_{R,\max} + V_Z}}$$

$$= (76.67mA)(220) + 20$$
$$= 36.8V$$

Voltage Doubler



+ve cycle:

$$+V_m - V_c = 0$$



$$\Rightarrow V_c = +V_m$$

-ve cycle:


$$-V_m - V_c + V_{c2} = 0$$

$$\Rightarrow V_{c2} = 2V_m$$

Input:



+ve cycle:



BIPOLAR JUNCTION TRANSISTOR

(BJT)



↳ Current conduction is due to major and minor carriers.

↳ Type → $n-p-n$
→ $p-n-p$



↳ Applications → Amplifier
→ Switch

↳ 3 terminals

- Base : lightly doped
- Emitter : highly doped
- Collector : moderately doped



Symbol:




$$I_E = I_B + I_C$$

Characteristics:

- * Common Base (CB)
- * Common Emitter (CE)
- * Common Collector (CC)

Common Base Characteristics / Configuration




Regions of operation:

- ① Active: i/p is F.Bias & o/p is R.Bias
- ② Cutoff: i/p & o/p are R.Bias.
- ③ Saturation: i/p & o/p are F.Bias.

Input (I/P) chrt.:


I/P current & I/P voltage. Keeping O/P voltage constant.




O/P chrt.:

O/P current & O/P voltage keeping I/P current constant.

CB




$$\alpha_{ac} = \frac{\Delta I_C}{\Delta I_E}$$



$$I_C = \underbrace{\alpha I_E}_{\text{maj. carrier}} + \underbrace{I_{CB_0}}_{\text{min. carrier}} \quad (\text{including minority carriers})$$

" $I_C \approx \alpha I_E$ "



$$I_i = \frac{V_i}{R_i} = \frac{200 \text{ mV}}{20 \Omega} = 10 \text{ mA}$$

$$I_i \approx I_L \quad [\text{CB}, \alpha \approx 1]$$

$$V_L = I_L \cdot R_L = 50 \text{ V}$$

$R_i, R_o \rightarrow i/p \& o/p$
resistance of
transistor

It is understood that
the transistor is
biased in the active
region with dc voltage



$$A_v = \frac{V_L}{V_i} = \frac{50}{200 \text{ mV}} = 250$$

Voltage gain


CB

$$\alpha = \frac{I_C}{I_E}$$

CE



→ Base Width Modulation → "Early effect"



$$\rightarrow |W| \leftarrow$$

$$W_{eff} = W - W_B$$

$$I_E = I_C + I_B \quad \text{---(1)}$$

$$I_C = \alpha I_E + I_{CB0}$$

$$\Rightarrow I_C = \alpha(I_C + I_B) + I_{CB0}$$

$$\Rightarrow I_C(1-\alpha) = \alpha I_B + I_{CB0}$$

$$\Rightarrow I_C = \frac{\alpha}{1-\alpha} I_B + \frac{1}{1-\alpha} I_{CB0}$$

$$\text{If } I_B = 0, I_C = \frac{1}{1-\alpha} I_{CB0}$$

$$\alpha : 0.96 - 0.98$$

$$\text{let } I_{CB0} = 1 \text{ mA}$$


$$\therefore I_C = 25 \text{ mA}, 50 \mu\text{A}$$

(for $\alpha=0.96$) (for $\alpha=0.98$)


$$\rightarrow \beta = \frac{\Delta I_C}{\Delta I_B}$$

$\beta: 50 \sim 400$

O/P:



$I_B = \text{constant}$



$I_{CE0} \rightarrow$ minority current in CE

Relation b/w α and β :

$$I_E = I_C + I_B$$

$$\Rightarrow \frac{I_C}{\alpha} = I_C + \frac{I_C}{\beta}$$

$$\Rightarrow \frac{1}{\alpha} = 1 + \frac{1}{\beta} \Rightarrow \frac{1}{\beta} = \frac{1}{\alpha} - 1 = \frac{1-\alpha}{\alpha} \Rightarrow$$

$$\Rightarrow \frac{1}{\alpha} = \frac{\beta+1}{\beta}$$

$$\Rightarrow \boxed{\alpha = \frac{\beta}{\beta+1}}$$

$$\alpha = \frac{I_C}{I_E}$$

$$\beta = \frac{I_C}{I_B}$$



$$\frac{I_{CB0}}{1-\alpha}$$

$$\boxed{\beta = \frac{\alpha}{1-\alpha}}$$

$$\underline{\text{CB}}: I_C = \alpha I_E + I_{CB0}$$

$$\underline{\text{CE}}: I_C = \underbrace{\beta I_B}_{\text{maj.}} + \underbrace{(1+\beta) I_{CE0}}_{\text{min.}} \Rightarrow \beta \gg 1$$

CC configuration \rightarrow called as Emitter follower
 ("whatever is given in input, comes out at output")



O/p chts: I_E vs. V_{CE} , keeping I_B constant.
 $\Rightarrow I_c = \alpha I_E$ ($I_c \approx I_E$)

Voltage gain $\rightarrow 1$

Applications:

→ Buffer

→ Impedance matching



$$\gamma = \frac{I_E}{I_B}$$

DC Biasing

Bias → helps to fix the operating point (Q point).

Application of BJT
→ Switch
→ amplifier

CE - chrt.



- * Fixed Bias
- * Self Bias / Emitter Bias
- * Voltage Divider Bias

→ Biasing:

$$V_{BE} \approx 0.7V$$

$$I_C = \beta I_B$$

$$I_E = I_B + I_C$$

$$= I_B + \beta I_B$$

$$= (1 + \beta) I_B$$

$\beta \gg 1$

$$\therefore I_E = \beta I_B \approx I_C$$


→ DC Biasing

↳ Steps: ① Remove ac supply.

② Open circuit capacitors.

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$\Rightarrow I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B}$$



Q/p cht 8:

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$\Rightarrow I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

$$V_{BE} = V_B - V_E$$

As $V_E = 0$ (\because grounded)

$$\therefore V_{BE} = V_B$$


$$V_{CE} = V_C - V_E$$

$$\Rightarrow V_E = V_C$$

Loadline: When $I_C = 0 \Rightarrow V_{CE} = V_{CC}$

when $V_{CE} = 0 \Rightarrow V_C = V_C/R_C$

Q) For the given circuit, determine I_{BQ} , I_{CQ} , V_{CEQ} , V_B , V_C & V_{BC} .




$$\text{Soh: } I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{240k} = 47.08 \mu A$$

$$I_{CQ} = \beta I_{BQ} = 50 \times 47.08 \mu A = 2.35 mA$$

$$V_{CEQ} = V_{CC} - I_{CQ} R_C = 6.83 V$$

$$V_B = V_{BE} = 0.7 V$$

$$\left. \begin{array}{l} V_C = V_{CE} = 6.83 V \\ V_{BC} = 0.7 - 6.83 V \\ \approx -6.1 V \end{array} \right\}$$




→ Variation with R_B ,

$$I_{BQ} = \frac{V_{CC} - V_{CE}}{R_B}$$


$$R_{B1} > R_{B2}$$

→ Variation with R_C ,


$$R_{C1} > R_{C2}$$



→ Variation with V_{CC} :



Self Bias / Emitter Bias



increased the stability

$$R_i \approx (1+\beta) R_E$$

i/p chart:

$$V_{cc} - I_B V_B - V_{BE} - I_E R_E = 0$$

$$\Rightarrow I_E = (\beta + 1) I_B$$

$$\Rightarrow I_{BQ} = \frac{V_{cc} - V_{BE}}{R_B + (\beta + 1) R_E}$$

acts like feedback

O/p chart.:

$$V_{cc} - I_c R_C - V_{CE} - I_c R_E$$

$$I_c \approx I_c$$


$$V_{CE} = V_{cc} - I_c (R_C + R_E)$$

$$V_E = I_E R_E$$


$$V_{cc} = V_C - V_E$$

$$V_C = V_{cc} - I_c R_E$$


$$\begin{cases} I_c = 0, V_{CE} = V_{cc} \\ V_{CE} = 0 \rightarrow I_c = \frac{V_{cc}}{R_C + R_E} \end{cases}$$




Q) For the emitter base network, $R_B = 430\text{ k}\Omega$, $R_C = 2\text{ k}\Omega$, $B = 50$.
 $R_E = 1\text{ k}\Omega$. Determine I_B , I_c , V_{CE} , V_c , V_E , V_B & V_{BC} . ($V_{CC} = 20\text{ V}$)



Voltage Divider Bias




Exact Analysis:



$$R_{Th} = R_1 \parallel R_2$$

$$R_{Th} = \frac{R_1 \cdot R_2}{R_1 + R_2}$$

$$E_{Th} = \frac{V_{cc} R_2}{R_1 + R_2}$$



$$E_{Th} - I_B R_{Th} - V_{BE} - I_E R_E = 0$$


$$\text{Using } I_E = (\beta + 1) I_B,$$

$$E_{Th} - I_B R_{Th} - V_{BE} - (\beta + 1) I_B R_E = 0$$


$$\Rightarrow I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1) R_E}$$

O/p:

$$V_{cc} - R_c I_c - V_{CE} - I_E R_E = 0$$
$$V_{CE} = V_{cc} - I_c (R_c + R_E) \quad (\because I_E \approx I_c)$$



Approximate: $\beta R_E \gg 10 R_2$



$$V_B = \frac{V_{cc} \cdot R_2}{R_1 + R_2}$$

$$I_C \approx I_E$$

$$V_E = I_E R_E$$

$$V_{BE} = V_B - V_E$$

$$V_E = V_B - V_{BE}$$

Q1 Determine the operating point, dc bias voltage V_{CEQ} & I_{CQ} for $\beta = 100$. ($V_{cc} = 22V$, $R_1 = 39k\Omega$, $R_2 = 3.9k$, $R_E = 1.5k$, $R_C = 10k\Omega$)

Soln: $E_{Th} = \frac{V_{cc} R_2}{R_1 + R_2} = \frac{22(3.9)}{42.9} = 2V$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2} = 3.54 k\Omega$$

($\because V_{BE} = 0.7V$)


$$I_B = \frac{E_{Th} - V_{BE}}{R_{Th} + (\beta + 1) R_E} = \frac{2 - 0.7}{(3.54 + 101 \times 1.5) \times 1000} = 8.38 \mu A = I_{BQ}$$

$$V_{CE} = V_{cc} - I_c (R_c + R_E)$$

$$= 22 - (10k + 1.5k)(100) 8.38 \mu$$

$$= 12.36 V$$



$$(\because I_c = I_{CQ} = \beta I_B)$$



$$V_C = ?, V_E = ?, I_C = ?$$



$$\text{Solve: } V_E = 2 - 0.7 = 1.3V$$

$$I_E = (1 + \beta) I_B$$



$$\Delta I_c = g_m \Delta V$$

$$I_c = I_B e^{\frac{V_{BE}}{nV_T}} = I_B e^{\frac{V_0 + I_m V_0 \sin \omega t}{nV_T}}$$



$A \ll V_0 \rightarrow \text{small signal approx./operation}$

$$I_c = I_s e^{\frac{(V_o + A \sin \omega t)}{nV_T}}$$

$$= I_s e^{\frac{V_o}{nV_T}} e^{\frac{A \sin \omega t}{nV_T}} = I_{c0} e^{\frac{A \sin \omega t}{nV_T}} \approx I_{c0} \left(1 + \frac{A \sin \omega t}{nV_T} \right)$$

DC current density
flowing

small
arguments


$$= I_{c0} + \frac{I_{c0}}{nV_T} A \sin \omega t$$

$$= I_{c0} + K A \sin \omega t, \quad K: \text{transconductance}$$

$$= I_{c0} + g_m A \sin \omega t$$

$G_1 = \frac{I}{V}$
conductance

$$V_o = 0 \Rightarrow I_c = 0$$



$$I_c = I_{c0} + \Delta I_c$$


$$\Delta I_c = g_m \Delta V$$

$$g_m = \frac{I_{c0}}{nV_T}$$

$$\frac{\Delta I_c}{\Delta V} = \frac{\partial I_c}{\partial V_{BE}} = \frac{1}{nV_T} I_s e^{\frac{V_{BE}}{nV_T}} = \frac{I_c}{nV_T} = g_m$$

105-2023

$$\rightarrow V_B = V_0 + V_{ac}$$



$$|V_{ac}| \ll V_0$$

$$i_c = g_m V_{ac}$$

$$\Delta I_c = g_m \Delta V_{BE}$$

$$i_b = \frac{g_m V_{ac}}{\beta}$$

$$V_{ac} = \frac{\beta}{g_m} i_b$$

$$= r_\pi i_b, \quad r_\pi = \frac{\beta}{g_m}$$

$$V_{be} = r_\pi i_b$$

$$V_{be} = V_0 + V_{ac}$$

$$I_c = I_0 + i_{ac}$$

$$\text{Eg. } V_{BE} = 0.71 \text{ V}$$

$$I_c = ?$$

$$= g_m V_{BE} \rightarrow X$$

$$V_{be} = 0.71 + 0.01 \sin \omega t$$

$$I_c = 1 \text{ mA} = I_0 e^{\frac{(V_{BE})}{(nV_T)}}$$

$$g_m = \frac{I_c}{nV_T} = \frac{1 \text{ mA}}{25 \text{ mV}} = 40 \text{ mS}$$

Convention

DC \rightarrow capital with ~~small~~ subscript
(e.g., I_B)

Small signal \rightarrow small (ac)
↓
small perturbation around DC (letter with small subscript)
(e.g., i_b)

Composite signal \rightarrow capital
(e.g., I_b) with small subscript
↓ total = DC + ac

$$I_c = I_m A + \overbrace{g_m \times 0.01 \sin \omega t}^{\Delta I_c / I_c}$$

$$= 1mA + 0.04mA \sin \omega t$$

$$I_b = I_B + i_b$$


$$= 0.001mA + \frac{1}{r_\pi} V_{ac}$$

$$= 10\mu A + \frac{0.01}{2.5k} \sin \omega t$$

$$V_{cc} = 10V \text{ (say)}$$

$$R_C = 4k\Omega \text{ (say)}$$

$$V_{out}$$



$$\left| g_m = \frac{I_c}{V_t} = \frac{1mA}{25mV} = 0.04 \times 0.01 \right. \\ \left. = 0.0004 \right.$$

$$V_{out} = V_{cc} - I_c R_C$$


$$= 10V - (1mA + 0.4mA \sin \omega t) 4k\Omega$$

$$= 6V - 16 \sin \omega t$$

$$\left| V_c = V_{CE} \right. \\ \left. = V_{out} \right.$$

$$V_{gain} = \frac{1.6}{0.01} = 160 \text{ V/V}$$

$$I_b = I_B + \frac{V_{ac}}{r_\pi}$$



$$V_{cc}$$

$$R_C$$

$$V_{out}$$

$$I_c = I_c + g_m V_{ac}$$


\rightarrow Common Emitter Amplifier

$$V_{out} = V_{CC} - I_C R_C$$


$$= V_{CC} - I_E R_C - g_m V_{AC} R_C$$

$$\text{Voltage gain} = \frac{\text{small signal @ } V_{out}}{\text{small signal @ } i_p}$$






$$= -\frac{g_m V_{AC} R_C}{V_{AC}} = -g_m R_C$$



Small Signal Model of BJT




Large Signal Model



V_A : Early voltage

gives a measure of the slope

\rightarrow Slope $\downarrow \Rightarrow |V_A| \uparrow$




$$\left| \frac{\partial I_C}{\partial V_{CE}} \right| \approx \frac{I_C}{|V_A| + V_{CE}} \approx \frac{I_C}{V_A}$$

$$r_o = \left(\left| \frac{\partial I_C}{\partial V_{CE}} \right| \right)^{-1}_{V_{BE}} \approx \frac{|V_A|}{I_C}$$



\downarrow
output resistance

Small Signal Model \rightarrow doesn't work for dc
small signal equivalent circuit:



$$g_m \cdot V_{be} = g_m \cdot i_b \cdot r_T \\ = B i_b$$

S.S. eq. circuit:




Rules:

- ① Set all DC sources = 0
- ② Replace transistor with S.S. model.

DC voltage sources \rightarrow AC grounds

$$\text{Voltage gain} = \frac{V_{out}}{V_{in}}$$



$$V_{out} = -g_m V_{be} (r_0 \parallel R_C)$$

$$V_{be} = V_{ac} = V_{in}$$


$$\therefore V_{out} = -g_m V_{in} (r_0 \parallel R_C)$$

$$\text{Gain} = \frac{V_{out}}{V_{in}} = -g_m (r_0 \parallel R_C) = \boxed{-g_m R_C}$$


$$r_o \sim 40 - 80 \text{ k}\Omega$$

$$R_C \sim 5 \text{ k}\Omega$$

Common Base





Common Collector




15-05-2023

Voltage Amplifier



Reduced to





Ideally $R_{in} \rightarrow \infty$


$$\gamma_\pi = R_{in} = \frac{\beta}{g_m}$$

characteristics (we look for):

- Gain
- Input Impedance





Amplifier model



$$V_{out} = V_s \cdot \frac{R_{in}}{R_{in} + R_s} \cdot A_v \cdot \frac{R_L}{R_L + R_{out}}$$

$$G_{IV} = \frac{V_{out}}{V_s}$$



~~Ansatz~~

$$G_{IV} = \frac{V_{out}}{V_s}$$

$$R_{in} = R_1 || r_\pi$$

$$V_{be} = V_s \frac{R_1 || r_\pi}{R_s + R_1 || r_\pi}$$



$$V_{out} = -V_s \cdot \frac{R_1 || r_\pi}{R_1 || r_\pi + R_s} \cdot g_m \underbrace{(R_C || R_L || r_o)}_{\approx (R_C || R_L)}$$

($r_o \gg R_C || R_L$)

$$G_V = -\frac{R_L \parallel r_{\pi}}{R_I \parallel r_{\pi} + R_S} \cdot g_m (R_C \parallel R_L)$$

Datasheet of
BC547 transistor


Current Amplifiers → Current In Current Out



Ideal $R_{in} = 0$


Ideal $R_{out} \rightarrow \infty$

$$I_{out} = I_S \cdot \frac{R_S}{R_S + R_{in}} \cdot A_I \cdot \frac{R_{out}}{R_{out} + R_S}$$



Transconductance Amplifier

I/p : voltage
O/p : current



Ideally,
 $R_{in} = \infty$

$$R_{out} = \infty$$

$$G_m' = \frac{I_{out}}{V_B} = \frac{R_{in}}{R_{in} + R_S} \cdot G_m \cdot \frac{R_{out}}{R_{out} + R_L}$$

effective/overall
transconductance
(of the system)


$$I_{out} = G_m' V_{in} \frac{R_{out}}{R_{out} + R_L}$$

$$V_{in} = V_B \cdot \frac{R_{in}}{R_{in} + R_S}$$

Transimpedance (TIA) / Transresistance Amplifier

Input: current

Output: voltage



Ideally,

$$R_{in} = 0$$

$$R_{out} = 0$$


$$R_T = \frac{V_{out}}{I_s} = \frac{R_s}{R_s + R_{in}} \cdot R_{TIA} \cdot \frac{R_L}{R_L + R_{out}}$$

overall transimpedance


$$I_{in} = \frac{R_s}{R_s + R_{in}} \cdot I_s$$

$$R_{out} = R_{TIA} \cdot I_{in} \cdot \frac{R_L}{R_L + R_{out}}$$

Common Collector Amplifier




Common Emitter Amplifier



① set all DC = 0

② All capacitors short circuit



$$R_{in} = R_1 \parallel R_2 \parallel r_{\pi} = \frac{v_{test}}{i_{test}}$$


For calculating Rout,

① set Vin = 0

② Test V and test i.

$$A_v = g_m (\beta \parallel R_L)$$

$$R_{out} = r_o \parallel R_C$$



$$R_{in} = \frac{r_{be}}{\beta} = r_{\pi} = \frac{\beta}{g_m}$$

$$R_{in,E} = \frac{V_{be}}{-i_e} = \frac{V_{be}}{i_e}$$

$$R_{in,E} = \frac{V_{be}}{i_e} = \frac{V_{be}}{(\beta+1)i_b} = \frac{r_\pi}{\beta+1} = \frac{\beta}{g_m(\beta+1)} = \frac{\alpha}{g_m} = r_e$$


$$r_e \ll r_\pi$$

$$I_c = 1mA, \beta = 100$$

$$r_\pi = 2.5 k\Omega$$


$$r_e = 24.7 \Omega$$

Common Collector Amplifier → Emitter follower



$$V_E = \underbrace{(I_{Co} + I_{B0}) R_E}_{\text{(original) DC}} + \underbrace{\left(g_m \Delta V + \frac{\Delta V}{r_n} \right) R_E }_{AC}$$

$$\frac{V_{out}}{V_{in}} \approx \frac{g_m R_E}{1 + g_m R_E} \approx 1.$$




$$R_{in} = R_I \parallel R_B$$

$$R_B = \frac{V_I}{i_T} = \frac{i_b r_\pi + (\beta + 1) i_b (R_E \parallel R_L)}{i_b}$$

$$= r_\pi + (\beta + 1) (R_E \parallel R_L)$$


V_{in} magnified by

CB

$$\frac{v_{be}}{i_b} = \frac{V_{be}}{r_e}$$

$$= \frac{V_{be}}{r_e} = \frac{V_{be}}{(\beta+1)i_b} = \frac{\alpha}{\beta+1}$$

$$= \frac{\beta}{g_m(\beta+1)} = \frac{\alpha}{g_m}$$

CC

OPERATIONAL AMPLIFIER (Opamp)



→ Voltage amplifier with very high gain.

(i/p: voltage, o/p: voltage)

Opamps:
gain: $\sim 10^5 - 10^6$
LM 741
OP07


$$V_{out} = A(V_p - V_m), \text{ A: gain (Opamp gain)}$$

$$A \rightarrow \infty$$

$$R_{in} = \infty$$

$$R_{out} = 0.$$

+ : Non-inverting terminal
- : Inverting terminal




$$\text{For } V_s = V_{in}, \quad R_{in} \rightarrow \infty$$

→ Ideal Opamp behaviour : $R_{in} = \infty$

$$R_{out} = 0$$

$$A = \infty$$



→ Inverting Amplifier

$$V_{out} = A(V_p - V_m)$$

$$\Rightarrow \frac{V_{out}}{A} = V_p - V_m$$

$$\text{if } A \rightarrow \infty \quad V_p - V_m = 0$$

$\Rightarrow [V_p = V_m] \rightarrow \begin{matrix} \text{(Act as if there is short circuit)} \\ \text{(not really) b/w } \oplus \text{ & } \ominus \text{ terminals} \end{matrix}$

"Virtual Short"

"virtual ground"

| Generally, $A \sim 10^5$

$$i = \frac{V_{in}}{R_I}$$

$$i R_F = V_{in} \cdot \frac{R_F}{R_I}$$


$$V_{out} = -i R_F = -V_{in} \cdot \frac{R_F}{R_I}$$

$$A_I = \frac{V_{out}}{V_{in}} = -\frac{R_F}{R_I} \rightarrow \text{Gain of the circuit}$$

→ Putting opamp in a circuit, gain reduces (can be manipulated)
 ↓
 circuit gain (not opamp gain anymore)

Non-Inverting Opamp

(2-06-23)




$$i = \frac{V_{in}}{R_I}$$


$$V_{out} = i R_F + V_{in}$$

$$= \frac{V_{in}}{R_I} R_F + V_{in}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = 1 + \frac{R_F}{R_I}$$





$$V_{out} = A(V_p - V_m)$$



Mathematical Proof: $V_{out} = A(V_p - V_m)$
 $= A(V_m - V_{out})$


$$\Rightarrow V_{out} \star (1+A) = A V_{in}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{A}{1+A} \Rightarrow A \text{ as } A \rightarrow \infty, \frac{V_{out}}{V_{in}} = 1.$$




$$i = \frac{5 - (-3)}{10\text{ k}} = 0.8\text{ mA}$$

→ Unity Gain Buffer: Because ip & o/p cannot be directly connected b/c of voltage drop




Ex. Difference Amplifier



$$V_+ = V_1 \cdot \frac{R_2}{R_1 + R_2} = V_{in}$$

$$V_{out} = K(V_1 - V_2)$$



$$i = \frac{V_2 - V_{out}}{R_3 + R_4}$$

$$V_- = V_2 - iR_3$$

$$= V_2 - \frac{V_2 - V_{out}}{R_3 + R_4} \cdot R_3 = \frac{V_2 R_4 + R_3 V_{out}}{R_3 + R_4}$$

$$\Rightarrow V_1 \cdot \frac{R_2}{R_1+R_2} = \frac{V_2 R_4 + V_{out} R_3}{R_3 + R_4}$$

$$\Rightarrow V_{out} = \frac{R_3 + R_4}{R_3} \cdot \left(\frac{V_1 R_2}{R_1 + R_2} - \frac{R_4 V_2}{R_3 + R_4} \right)$$


If $\frac{R_1}{R_2} = \frac{R_3}{R_4}$ (Assumption)

$$\Rightarrow V_{out} = K (V_1 - V_2)$$

Summing Amplifiers

In electronics, adding current is far easier than adding voltage.

Adding current
↓
in parallel Adding voltage
↓
in series



$$i_1 = \frac{V_1}{R_1}$$

$$i_2 = \frac{V_2}{R_2}$$

$$i = i_1 + i_2$$

$$V_{out} = -i R_F$$

$$= - \left(V_1 \cdot \frac{R_F}{R_1} + V_2 \cdot \frac{R_F}{R_2} \right)$$

$$R_1 = 3\text{ k} \quad R_2 = 5\text{ k}$$


$$V_{out} = -(5V_1 + 3V_2) \rightarrow \text{inverting summation}$$

For getting non-inverting summation:


→ one way: Take $V_1 = -V_1$, $V_2 = -V_2$.

→ other way: Add one inverting opamp.

→ third way: Add an opamp to V_2 .



$$5V_1 + 3V_2$$



why different gain?

Integrators


R, D, C, L, Opamp, V, I

$$i = C \frac{dv}{dt}$$

$$C \frac{+i}{T^-} \Rightarrow v = \frac{1}{C} \int i dt$$


$$v = L \frac{di}{dt}$$

$$\Rightarrow i = \frac{1}{L} \int v dt$$



$$= -\frac{1}{C} \int i dt = -\frac{1}{C} \int \frac{V_{in}}{R} dt$$

$$= -\frac{1}{RC} \int V_{in} dt$$




$$V_{in} = 2V \text{ (say)}$$

$$\therefore V_{out} = -\frac{1}{RC} \cdot 2 \cdot t$$

$$i = C \frac{dv}{dt}$$

time-varying
constant

Differentiator




Ideal Opamp

- ① Gain = ∞
- ② Input impedance, $R_{in} = \infty$


Practical Opamp

- ① Gain = very high.



$I_{B1}, I_{B2} \neq 0$
very low

Input bias current





$I_{B1}, I_{B2} \rightarrow$ random
 $(I_{B1} \geq I_{B2} \text{ or } I_{B1} \leq I_{B2})$.

- $I_{B1} \neq I_{B2}$
- $\Delta I_B = |I_{B1} - I_{B2}|$
↳ Input bias offset current
- $I_B = \frac{I_{B1} + I_{B2}}{2}$
↳ Input bias current

• $I_{B1}, I_{B2} \rightarrow$ have input bias current drift w/temp
(temp. dependent).


↳ I/p bias offset current temp.
↳ I/p bias offset current drift.

③ Input offset voltage




④ Voltage & current limitation

↳ output




Current limitation:



DIGITAL ELECTRONICS


08-06-2023

CE Transistor




$\square \rightarrow \square \rightarrow$ Inverting

$\square \rightarrow \square$ (NOT GATE)




For $V_{in} = 0V \Rightarrow$ Equivalent transistor model: open ~~closed~~-circuit.



Switch regions:
cutoff, saturation
 \downarrow
on

For $V_{in} \rightarrow \text{high}$: Model: short-circuit.



Ideally $V=0$

Practically, $V_{to} \rightarrow \text{very low} \approx 0.01V$


NOT GATE:



Truth Table:

Input	Output
0	1
1	0

NOR GATE:



A	B	y
0	0	1
0	1	0
1	0	0
1	1	0



Logic Gates

NOT $y = \bar{A}$ AND $y = A \cdot B$ OR $y = A + B$ NAND $y = \overline{A \cdot B}$ NOR $y = \overline{A + B}$ EXOR $A \oplus B = \bar{A}B + A\bar{B}$ EXNOR $A \odot B = AB + \bar{A}\bar{B}$

Boolean Algebra

$$B = \{A, B\} \quad \{+, \cdot\}$$

↓ ↓
 Boolean Operators
 element

$$\{0, 1\}$$

↓
 Boolean values

Truth Table:

A	y
0	1
1	0 \rightarrow Inverted

	A	B	y
$\bar{A} \bar{B}$	0	0	0
$\bar{A} B$	0	1	0
$A \bar{B}$	1	0	0
AB	1	1	1

$n=2$,
 $2^n \rightarrow$ total no. of combination

Eg. MSB LSB (Least Significant Bit)

$$\begin{matrix} 0 \\ 2^1 \\ 2^0 \end{matrix}$$

$$0 \times 2^1 + 0 \times 2^0 = 0$$

$$\begin{matrix} 0 \\ 2^1 \\ 2^0 \end{matrix}$$

$$\rightarrow x = 0 \times 2^1 + 1 \times 2^0 \\ x = 1$$

$$\begin{matrix} 1 \\ 2^1 \\ 2^0 \end{matrix}$$

$$\rightarrow 1 \times 2^1 + 0 \times 2^0 \\ = 2$$

$$\begin{matrix} 1 \\ 2^1 \\ 2^0 \end{matrix}$$

$$\rightarrow 2 + 1 = 3$$

Eg.

3 to binary

$$\begin{array}{r} 3 \\ 2 \overline{) 3} \\ -2 \\ \hline 1 \end{array} \rightarrow 11$$

\rightarrow Boolean algebra satisfies Closure ($0+1=1$) property.

A	B	Y_{AND} $(A \cdot B)$	Y_{OR} $(A+B)$	Y_{NAND} $(\overline{A \cdot B})$	Y_{NOR} $(\overline{A+B})$	Y_{EXOR} $(\overline{AB} + A\overline{B})$	Y_{EXNOR} $(AB + \overline{A}\overline{B})$
0	0	0	0	1	1	0	1
0	1	0	1	0	0	1	0
1	0	0	1	0	0	1	0
1	1	1	1	0	0	0	1

Symbols

NOT:



AND:



OR:




NAND:



NOR:



XOR:



XNOR :



$$\begin{array}{|c|} \hline 2 & 1 \\ \hline 2 & 3-1 \\ \hline 1 & -1 \\ \hline \end{array} \uparrow 111$$


$$\begin{array}{|c|} \hline 2 & 6 \\ \hline 2 & 3-0 \\ \hline 1 & -1 \\ \hline \end{array} \uparrow 110$$

3-inputs NAND

<u>A</u>	<u>B</u>	<u>C</u>	<u>Y_{AND} (A.B.C)</u>	<u>Y_{NAND} (A.B.C)</u>	<u>Y_{OR} ($\bar{A}+\bar{B}+\bar{C}$)</u>	<u>Y_{NOR} ($\bar{A}+\bar{B}+\bar{C}$)</u>
0	0	0	0	1	0	1
1	0	0	1	0	1	0
2	0	1	0	1	1	0
3	0	1	1	0	1	0
4	1	0	0	0	1	0
5	1	0	1	0	1	0
6	1	1	0	0	1	0
7	1	1	1	1	0	0


→ NAND & NOR Gates → Universal Gates
↳ can be derived any gates from these two.

Computer Architecture:




- In memory = on chip
fast

AND from NAND:



$$Y = \bar{\bar{Y}} = \overline{\bar{A} \bar{B}}$$



↳ 2 NANDs required

BOOLEAN ALGEBRA

{0, 1}

{+, •}

Axioms:

+

•

-

$$x + 0 = x \quad x \cdot 1 = x$$

$$x + 1 = 1 \quad x \cdot 0 = 0$$

$$\boxed{x + \bar{x} = 1} \quad x \cdot \bar{x} = 0$$

$$\boxed{x + x = x} \quad x \cdot x = x$$

$$\bar{\bar{x}} = x$$

$$x + y = y + x, \quad xy = yx$$

$$x + (y + z) = (x + y) + z$$

$$x + (yz) = (x + y)(x + z)$$

$$x \cdot (y + z) = x \cdot y + x \cdot z$$

$$\bar{f} = x + x \cdot y = x$$

De Morgan's Laws:

$$\textcircled{I} \quad \overline{x+y} = \bar{x} \cdot \bar{y}$$

$$\textcircled{II} \quad \overline{x \cdot y} = \bar{x} + \bar{y}$$

For 3-inputs:

$$\overline{x+y+z} = \bar{x} \cdot \bar{y} \cdot \bar{z}$$

$$\overline{xyz} = \bar{x} + \bar{y} + \bar{z}$$


| Duality of $+ \rightarrow \cdot$
| Duality of $0 \rightarrow 1$

... commutative property

... associative property

... distributive property

x	y	<u>$(x \cdot y)$</u>	<u>$\frac{(x+y) \cdot y}{x}$</u>
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1



→ Consensus theorem

Q1 $xy + x'z + yz = xy + x'z$. Prove this, and write its duality.

Soln: $xy + \bar{x}z + yz$

$$= xy + \bar{x}z + yz(x + \bar{x})$$

$$= xy + \bar{x}z + yzx + yz\bar{x}$$

$$= x[y + yz] + \bar{x}[z + yz]$$

$$= xy + \bar{x}z$$

Duality: $(x+y) \cdot (\bar{x}+z) \cdot (y+z) = (x+y) \cdot (\bar{x}+z)$

NAND Implementation

→ EXOR implementation (using NAND):


$$Y = A\bar{B} + \bar{A}B$$

$$\bar{Y} = \overline{\underbrace{A\bar{B}}_{X} + \underbrace{\bar{A}B}_{Y}}$$

$$\Rightarrow Y = \overline{\underbrace{\bar{A}\bar{B} \cdot \bar{A}B}_{NAND}}$$

$$\begin{aligned} \rightarrow &= \overline{D} \\ X = Y, &= \overline{\overline{D}} \end{aligned}$$

$$[x + y = \bar{x} \cdot \bar{y} \dots \text{De Morgan's law}]$$




→ NAND Implementation of:

ⓐ XNOR: $A \odot B = (A + \bar{B}) \cdot (\bar{A} + B)$ or $(A \cdot B + \bar{A} \cdot \bar{B})$

ⓑ $Y = A\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$

ⓐ $Y = A \cdot B + \bar{A} \cdot \bar{B}$


$$\begin{aligned} Y = \bar{Y} &= \overline{\overline{A \cdot B} + \overline{\bar{A} \cdot \bar{B}}} \\ &= \overline{(\bar{A} \cdot B)} \cdot \overline{(\bar{A} \cdot \bar{B})} \end{aligned}$$



$$\textcircled{b} \quad y = A\bar{B}C + \bar{A}B\bar{C} + ABC$$

$$y = \bar{y} = \overline{\bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC}$$

$$= \overline{(\bar{A}\bar{B}C)} \cdot \overline{(\bar{A}B\bar{C})} \cdot \overline{(ABC)}$$



NOR Implementation


NAND Implementation: $y = \overline{AB} \Leftrightarrow y = (\overline{A} + \overline{B})$

NOR Implementation: $y = \overline{A+B}$

$$\text{Eg } y = (A+B) \cdot (C+D)$$

$$y = \overline{Y} = \overline{(A+B) \cdot (C+D)}$$

$$= \overline{(A+B)} + \overline{(C+D)}$$




$$\text{Eg } y = A + \overline{BC}$$

$$\overline{Y} = \overline{A + \overline{BC}}$$

$$= \overline{A + (\overline{B + \overline{C}})} \quad [\because \overline{BC} = \overline{B + \overline{C}}]$$




→ De Morgan's Law



Types of Connections:




- ① series \rightarrow AND ($A \cdot B$)
- ② Parallel \rightarrow OR ($A + B$)




<u>A</u>	<u>B</u>	<u>O/P</u>
0	0	1
0	1	1
1	0	1
1	1	0

Eg. Implement $Y = \overline{A+BC}$ using switches.



<u>A</u>	<u>B</u>	<u>C</u>	<u>BC</u>	<u>A+BC</u>	<u>$\overline{A+BC}$</u>
0	0	0	0	0	1
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	1	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	1	1	0

Equivalent circuit for input (0 1):



→ Possible combination for 2 inputs: 4

<u>Decimal eqn</u>	<u>Digital</u>	A	B	Minterms (m_i)	$F = \sum m_1 + m_2$
0	0 0	A'	B'	m_0	
1	0 1	A'	B	m_1	
2	1 0	A	B'	m_2	
3	1 1	A	B	m_3	

$$F = A'B' + A'B + AB' + AB$$

Eg. 3 doors are there in a room, named X, Y, Z. If X is open, Y and Z are in any combinations (open/closed), output is equal to 1. If X is closed, Y and Z are in any state, output is zero. Obtain a boolean eqn.

Soln:

	X	Y	Z	<u>Output</u>	$\begin{cases} \text{Open} = 0 \\ \text{Closed} = 1 \end{cases}$
	0	0	0	1	
	0	0	1	1	
	0	1	0	1	
	0	1	1	1	
	1	0	0	0	m_0
	1	0	1	0	m_1
	1	1	0	0	m_2
	1	1	1	0	m_3

$$F = \sum m_0 + m_1 + m_2 + m_3$$

$$F = X'Y'Z' + X'Y'Z + X'YZ' + XYZ$$

→ If min term is $x'y'z'$, its max term is its duality
 $M_0 = x + y + z$

→ Any boolean expression / digital logic can be implemented using

Sum of product, $F = A'B' + A'B + AB' + AB$ (Min term)

and, Product of sum, $F = (A+B)(A+B')(A'+B)(A'+B')$ (Max term)

i.e., using AND and OR gates, or NAND and NOR
(which are easier to fabricate).

$$\begin{array}{lll} M_0 = x + y + z & M_1 = x + y + \bar{z} & M_2 = x + \bar{y} + z \\ M_3 = x + \bar{y} + \bar{z} & M_4 = \bar{x} + y + z & M_5 = \bar{x} + y + \bar{z} \\ M_6 = \bar{x} + \bar{y} + z & M_7 = \bar{x} + \bar{y} + \bar{z} & M_8 = \bar{x} + \bar{y} + \bar{z} \end{array}$$

$$(A+B)(A+B') = A(A+B') = AB$$

$$(A+B)(A+B) = A(A+A) = A$$

→ For any circuit with two inputs, the output F will be
 $F = \bar{A}\bar{B} + A\bar{B} + \bar{A}B + AB$. (AND followed by OR)


Any circuit's output can be expressed
 in terms of 'min-terms' as

"sum of products" (SOP).

Eg., XOR $\Rightarrow F = \bar{A}B + \bar{B}A$

Here, $\bar{A}B$ & $\bar{B}A$ min-terms are involved in the output.

Basics



Minterms

Product

A B

$\bar{A} \cdot \bar{B}$ m_0

$A \cdot \bar{B}$ m_1

$\bar{A} \cdot B$ m_2

$A \cdot B$ m_3

Maxterms

$\bar{A} + \bar{B} = M_0$

$\bar{A} + B = M_1$

$A + \bar{B} = M_2$

$A + B = M_3$

$m_j = \overline{M_j}$

Maxterms:

Again consider XOR $= A\bar{B} + \bar{A}B$

$$\overline{\text{XOR}} = \overline{A\bar{B} + \bar{A}B} = (\bar{A}\bar{B}) \cdot (\bar{A}B)$$

$$= (\bar{A} + B) \cdot (A + \bar{B})$$

Here, OR and AND are required along with NOT (OR followed by AND). "product of sums" (POS)
 We obtain complement of the output that we obtained in case of min-terms.

Adder: logical sum

(A) Half Adder

↳ 2 bits

	A	B	SUM	CARRY
$\bar{A} \bar{B}$	0	0	0	0
$\bar{A} B$	0	1	1	0
$A \bar{B}$	1	0	1	0
$A B$	1	1	0	1

| SUM, CARRY hold only
one bit.

$$\rightarrow 1+1=2 \quad \begin{matrix} \text{(Binary)} \\ \uparrow \quad \downarrow \\ \text{Decimal} \end{matrix} \quad \begin{matrix} 1 \\ 0 \end{matrix}$$

carry sum

For SUM = 1

$$\text{SUM: } A \oplus B = A\bar{B} + \bar{A}B = A \oplus B \quad \begin{matrix} \text{xOR gate} \\ \text{(from minterms)} \end{matrix}$$

$\overline{\text{SUM}}:$

$$= (A+B)(\bar{A}+B) \quad \begin{matrix} \text{xOR gate} \\ \text{(from maxterms)} \end{matrix}$$

For SUM = 0

$$\overline{\text{SUM}} = \bar{A}\bar{B} + AB$$

$$\text{SUM} = (A+B)(\bar{A}+\bar{B}) \quad \begin{matrix} \text{xOR gate} \\ \text{(from maxterms)} \end{matrix}$$

$$\text{CARRY} = A \cdot B \Rightarrow \overline{\text{CARRY}} = \bar{A} + \bar{B} = AB$$

$$\text{CARRY} = \bar{A}\bar{B} + \bar{A}B + AB \quad \begin{matrix} \text{(from minterms)} \\ \text{(from maxterms)} \end{matrix}$$


$$\Rightarrow \text{CARRY} = (\bar{A}+B) \cdot (A+\bar{B}) \cdot (\bar{A}+B)$$

(B) Full Adder

↳ 3-bit adder

↳ 2 bits at a time + 1-bit of carry from previous addition

A	B	C <small>previous carry</small>	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$\begin{aligned}
 \text{SUM} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC = A \oplus B \oplus C \\
 \overline{\text{SUM}} &= \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \Rightarrow \overline{\text{Sum}} = \bar{A}(B \oplus C) + A(\bar{B} \oplus C) \\
 \text{CARRY} &= \bar{A}\bar{B}C + A\bar{B}C + A\bar{B}\bar{C} + ABC \\
 \overline{\text{CARRY}} &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} \\
 &\Rightarrow \text{carry} = C(A \oplus B) + AB
 \end{aligned}$$


XNOR:
 $\bar{B}\bar{C} + BC = B \oplus C$
XOR gates

Subtractor

(A) Half Subtractor


A	B	D(Diff)	Borrow(B_0)
---	---	---------	-----------------

0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



$$\text{Diff: } A \oplus B = \bar{A}B + A\bar{B} = D \quad (\text{min-form})$$

$$\text{Borrow: } B_0 = \bar{A}B \quad (\text{min-form})$$



(B) Full Subtractor: 3bit ($A - B - C$)

↳ 2 bits with one borrow

A	B	C ^{borrow}	D	B_0
0	0	0	0	0
0	0	1	1	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


$$D = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\begin{aligned} D &= \bar{B}(\bar{A}C + A\bar{C}) + B(\bar{A}\bar{C} + AC) \\ &= \bar{B}(\bar{A}C + A\bar{C}) + B(\bar{A}C + C\bar{A}) \end{aligned}$$


$$\Rightarrow D = A \oplus B \oplus C$$

$$B_0 = \bar{A}\bar{B}C + \bar{A}BC + ABC$$

→ full adder



→ Full adder with carry



2 half adder + 1
OR gate
↓
S + C of full adder

Binary Representation of Negative Numbers

(A) Signed Representation

Negative number is represented as 1.

Most significant bit is used to represent sign, if it is signed number.

Eg., -9 in 8 bits is 00001001

-9 in 8 bits is $\begin{array}{r} 1 \\ \text{sign} \end{array} \underbrace{\text{0001001}}_{\text{Magnitude (7-bits)}}$

8-bit 1's std. representation

Not followed nowadays.

(B) Complement Representation

(a) 1's complement representation (Diminished Radix):

Eg., +9 : 00001001

Take complement of each bit,

-9 : $\begin{array}{r} 11110110 \\ \text{As it is } 1 \Rightarrow \ominus \end{array}$

(b) 2's complement Radix:

→ First take the complement.

→ Then, add 1.

→ Start moving from LSB towards MSB. Keep the bits same until first 1 is encountered.

→ Thereafter take the complement of bits.

Eg., 9 : 00001001

-9 : $\begin{array}{r} 11110110 \\ + 1 \\ \hline 11110111 \end{array}$

$\begin{array}{r} 11110111 \\ \text{Taken} \\ \text{compliment} \end{array} \quad \begin{array}{r} \text{Kept same} \end{array}$

→ Computer uses 2's complement rather than 1's complement as it gives unique values for each data.

Subtraction using Addition

Using signed representation, subtraction can be done through addition.

$$\begin{array}{r} 6 : 00000110 \\ +13 : 00001101 \\ \hline +19 : 000100011 \end{array}$$

$$\begin{array}{r} 6 : 00000110 \\ -13 : 11110011 \\ \hline -7 : \underline{\underline{1111001}} \\ \qquad\qquad\qquad \downarrow \\ \qquad\qquad\qquad \underbrace{00000111}_{-7} \end{array}$$

$$\begin{array}{r} -6 : 1111010 \\ -13 : 11110011 \\ \hline -19 : 1\underbrace{11101101}_{\substack{\text{carry} \\ \downarrow \\ \text{MSB}}} \rightarrow 00010011 = 19 \end{array}$$

Binary Codes

- Binary Coded Decimal (BCD): 4 bit
- ASCII → American Standard Code for Information Interchange
 - 128 symbols → 7 bits
 - special characters
 - Small/capital letters
 - Alpha-num
- BCD: Represent decimal numbers.
 - 4 bits — Weighted Code (8 4 2 1)
 - Total 16 combinations.
 - ✓ 10 codes we use
 - Remaining 6: unknown/don't care.
('X' - symbol)
- For representing 2-digit decimal no.: 8 bits are required
Eg. $\begin{array}{c} 25 \\ \downarrow \quad \downarrow \\ 0010 \quad 0101 \\ \Rightarrow 00100101 \end{array}$

Similarly, it can be extended to any digits.

Gray code: Decoding logics \rightarrow 1 bit change

0	0	0	-	0
0	0	1	-	1
0	1	1	-	2
0	1	0	-	3
1	1	0	-	4

In successive members,
only single bit changes.

Binary \rightarrow Gray : Preserve MSB

\rightarrow DO EXOR with successive pairs

Eg., $3 = \begin{array}{|c|c|} \hline 0 & 1 \\ \hline \end{array}$ EXOR

Gray : $\begin{array}{|c|} \hline 0 \\ \hline 1 \\ \hline 0 \\ \hline \end{array}$

$4 = \begin{array}{|c|c|} \hline 1 & 0 \\ \hline \end{array}$ EXOR

$\begin{array}{|c|c|} \hline 1 & 1 \\ \hline 0 \\ \hline 0 \\ \hline \end{array}$