
Realization of Logic Gates using Diodes and Transistor and study


1 Realizing two input AND, OR, NAND, NOR, NOT, using Diode and Transistor Logic (TTL).


OR Gate




AND Grate			,	TV FR	Čcc
A —		K	1—	+	Vout
В		N		].	\$ PL -
	A	1	В	1	21.

A	В	Vout
0	0	O
0	1	O
t	0	o
1.	t	1





2 Measuring the propagation delay of a logic using logic circuit.



Puopagation delay of one OR Gate = P.D. for entire IC

No. of OR Gates in an IC

= 24 N8

6

= 4 N8

3 3 input majority logic function using 4 to 1 Mux.

A	6	C	F
0	0	0	0 7
0	0	1	0 }
0	1	0	07
0	11	7	$i \rightarrow$
	0	0	o j
. 41	0	1	1
1	t	0	1 7
1	1	1	1 )

A	В	F
0	0	0
0	1	C
1	0	C
1	1	1
	, ,	

	ĀĒ I.	ĀB I,	ĀB I <sub>2</sub>	AB I <sub>3</sub>
<u>c</u> (0)	0	0	0	and
C (1)	0	t	1-3	1
F	0	С	c	1

