

Books:

- Design of Analog CMOS IC (Razavi)
- Analysis and Design of Analog IC


Course:

Mid-Term - 25%

Internal Assessment - 35% [cadence]

Final Exam - 40% (Formula sheet allowed)

14-08-2025

RG Circuit




$$\frac{V_o}{V_i} (s) = \frac{\frac{1}{sC}}{R + \frac{1}{sC}} = \frac{1}{1 + sRC}$$

Bode plot:

$$\left| \frac{V_o}{V_i} \right| = \left| \frac{1}{\sqrt{1 + (\omega RC)^2}} \right|, \quad \omega_p = \frac{1}{RC}$$

$$\omega \rightarrow 0, \quad \left| \frac{V_o}{V_i} \right| = 1$$



$$\omega \rightarrow \infty, \quad \left| \frac{V_o}{V_i} \right| \rightarrow 0, \quad \angle \frac{V_o}{V_i} = -90^\circ$$




Phase of TF: W.R.T.  $v_{in}$ , how much  $v_{out}$  is being delayed.

octave: twice the frequency.


decade: ten-times the frequency.



$\rightarrow -20 \text{ dB/decade}$   
 $\rightarrow -6 \text{ dB/octave}$



$\rightarrow$  Ideal Lowpass frequency  
(Brick-Wall Response)




$$\left| \frac{v_o}{v_i} \right| = \frac{1}{1 + sRC}$$

$$v_o = \frac{A}{s(1 + sRC)}$$


$$v_o = A(1 - e^{-t/RC})$$

$$i_C = C \frac{dV_C(t)}{dt}$$



$\rightarrow$  capacitor can have non-zero current, but zero potential at an instant.

$$V_C(t) = \frac{1}{C} \int i_C dt$$




$$f_P = \frac{1}{2\pi RC}$$

$$V_o(t=0^-) = 0$$

$$V_o(t=0^+) = A$$

$$i(t=0^+) = A/R$$



As  $V_o \uparrow, V_R \downarrow, i \uparrow$

$$[V_o(t) = A(1 - e^{-t/RC})]$$

$t > 0,$

$$A = (i)R + V_o(t)$$

$$i(t) = C \frac{dV_o}{dt}$$

$$A = RC \frac{dV_o}{dt} + V_o(t)$$

$$\Rightarrow A - V_o(t) = RC \frac{dV_o}{dt}$$

$$\Rightarrow \frac{dt}{RC} = \frac{dV_o}{A - V_o(t)}$$

Integrating both sides,

$$\frac{t}{RC} = -\ln(A - V_o(t)) + K$$

$$\begin{bmatrix} u = A - V_o(t) \\ du = -dV_o(t) \end{bmatrix}$$

$$\text{At } t=0, V_o(t)=0 \Rightarrow K = \ln(A)$$

$$\Rightarrow \frac{t}{RC} = -\ln\left(\frac{A - V_o(t)}{A}\right)$$

$$\Rightarrow e^{-t/RC} = \frac{A - V_o(t)}{A} = 1 - \frac{V_o(t)}{A}$$

$$\Rightarrow V_o(t) = A e^{-t/RC} A (1 - e^{-t/RC})$$

For  $V_o(t=0) = V_1,$

$$K = \ln(A - V_1)$$



$$\Rightarrow \frac{t}{RC} = -\ln\left(\frac{A - V_o(t)}{A - V_1}\right)$$

$$\Rightarrow A - V_o(t) = (A - V_1) e^{-t/RC}$$

$$\Rightarrow [V_o(t) = A - (A - V_1) e^{-t/RC}] = V_f - (V_f - V_{init}) e^{-t/RC}$$

Time constant,  $T = RC$

$T \uparrow \Rightarrow$  slower settling



$$G/\text{Gain} : G = 1 + \frac{R_1}{R_2}$$

$$\begin{aligned} \text{Non-ideal/} & \quad G(s) = \frac{A_o}{1 + s/w_p} \\ \text{Actual Opamp} & \quad \frac{1 + \beta \frac{A_o}{1 + s/w_p}}{1 + \beta} \\ & = \frac{A_o}{1 + s/w_p + \beta A_o} \end{aligned}$$


$$\text{pole: } \omega_{p_1} = w_p (1 + A_o \beta)$$

$$G(s) = \frac{\frac{A_o}{1 + \beta A_o}}{1 + \frac{s}{w_p(1 + \beta A_o)}} = \frac{A_o}{1 + \frac{s}{w_{p_1}}} \approx \frac{1 + R_1/R_2}{1 + \frac{s}{w_{p_1}}}$$

Vin :



Vo :




$$\begin{aligned} \text{Neg. F/B Gain: } & G(s) = \frac{A(s)}{1 + \beta A(s)} \\ \text{where } \beta &= \frac{R_2}{R_1 + R_2} \\ H(s) &= \frac{1}{1 + sRC} = \frac{1}{1 + s/w_p} \\ & [w_p = 1/RC] \end{aligned}$$

[Divide by  $(1 + \beta A_o)$ ]

$$\frac{1 + R_1/R_2}{1 + \frac{s}{w_{p_1}}}$$

↓  
1st order system  
(behaves like)  
RC n/W



[Discharged as  $A e^{-t/\tau}$ ]

$V_o$ :

i)  $T_b = 5T$

$\hookrightarrow f_s < f_{BW}$

ii)  $T_b = 50T$

$\hookrightarrow f_s \ll f_{BW}$


iii)  $T_b = 0.1T$

$\hookrightarrow f_s > f_{BW}$


signal




(almost 'square') wave



$$[\tau = \frac{T}{\ln 2}]$$



21-08-2025




1st order amplifier

$f_{BW} \rightarrow$  amplifier

$$T_{amp} = \frac{1}{\omega_{BW}}$$

$T_{amp} \ll T/2$   
( $f_{BW} \gg f_{sq}$ )



almost DC with small ripple


$T_{amp} > T/2$   
( $f_{BW} < f_{sq}$ )

$$V_{ini} = V_2$$

$$V_{final} = V_{DD}$$

$$V_{out} = V_{DD} - (V_{DD} - V_2) e^{-t/\tau}$$

$T_{amp} > T/2$  ↗ LPF (amp)  $T_{amp} \ll T/2$



↓  
steady state  
(charging rate  
= dischar. rate)

square wave  
component


$$T_{amp} \sim T/2$$

$$5T_{amp} = T/2$$

$$\Rightarrow T_{amp} = T/10$$

$$\Rightarrow 2\pi f_{BW} = 10f_{sq}$$

## LR LPF:




$\omega_m \rightarrow$  shorted dc  
 $Z_L = j\omega L$   $\hookrightarrow$  current cannot change instantaneously.  
 $|Z_L| = j\omega L$

$$\frac{V_o}{V_{in}}(s) = \frac{R}{R+j\omega L}$$

$$\omega_p = R/L$$

$$\tau = L/R$$


## HPF:



$$\frac{V_o}{V_{in}}(s) = \frac{R}{R+sC} = \frac{sRC}{1+sRC}$$

$$\omega_p = \frac{1}{RC}$$


$$\omega_z = 0$$



$$\frac{V_o}{V_{in}}(s) = \frac{sL}{sL+R}$$

$$\omega_p = R/L$$

$$\omega_z = 0$$




$$\text{RL: } \frac{V_o}{V_{in}}(s) = \frac{sL}{R+sL}$$

$$\left| \frac{V_o}{V_{in}} \right| = \left| \frac{j\omega L}{R+j\omega L} \right| = \frac{\omega L}{\sqrt{R^2 + \omega^2 L^2}} \rightarrow 20 \text{dB/dec at zero } (\omega_3).$$

$$\phi(V_o/V_{in}) = 90^\circ - \tan^{-1} \left( \frac{\omega L}{R} \right).$$


Step Response (RL HP):




At  $t=0^+$ :  $V_o = V_{in}$  (no current flow)

$t > 0$ : current starts to increase  
 $\Rightarrow$  voltage across  $R \uparrow$

$$[V_L(t) = L \frac{di}{dt}]$$




At steady state:



$$V_{in} = LR + L \frac{di}{dt}$$

Square-wave Response (RL HP):




$$T = T_{sq}; f_{sq} = 1/T_{sq}$$



i)  $T \leq T_{sq}/2$ :



ii)  $T \gg T_{sq}/2$ :

iii)  $T = T_{sq}/2$ :






$$\text{i} \quad T \ll \frac{T_{sq}}{2};$$




$$\text{ii} \quad 5T = T_{sq}/2;$$



$$\text{iii} \quad T \gg T_{sq}/2;$$




To mitigate  
↓  
Add a guard line in b/w.  
(grounded)



## Second-Order System



$$H(s) = \frac{N(s)}{s^2 + 2\xi\omega_n s + \omega_n^2}$$

→ Any system with two poles close to each other.



Poles ( $s_1, s_2$ ) conditions:

- i  $s_1, s_2$  both real and negative ( $s_1 \neq s_2$ )



$$A_1 e^{s_1 t} + A_2 e^{s_2 t}$$

(overdamped system)

ii)  $s_1, s_2$  are complex conjugates (LHS)

$$s_1 = -\alpha + j\omega$$

$$s_2 = -\alpha - j\omega$$


$$\int \rightarrow \boxed{H(s)} \rightarrow A_1 e^{(-\alpha t + j\omega t)} + A_2 e^{(-\alpha t - j\omega t)}$$

$$= (A_1 + A_2) e^{-\alpha t} \cdot (\dots)$$


$$[Ae^{-\alpha t} \sin \omega t + Be^{-\alpha t} \cos \omega t]$$

(underdamped system)


High  $\alpha$ : ~~slow~~ ~~fast~~ (Faster decay)



# MOS



## FINFET:



NMOS:  $V_{GS} \geq V_{THN}$  (To turn ON)


PMOS:  $V_{SG} \geq |V_{THP}|$  (To turn ON)

[OR]  $V_G < V_{DD} - V_{THP} \rightarrow$  Keeping all voltages positive]


$V_{SD} > 0$  (For current flow)

## Deep Triode / Linear:

$$I_D = \mu_n C_{ox} \underbrace{(V_{GS} - V_{TH})}_{\text{constant}} \underbrace{V_{DS}}_{\text{linear dependence}} \quad (\text{For small } V_{DS})$$



# MOSFET  $\rightarrow$  better switch than BJTs



$$\frac{\partial I_D}{\partial V_{DS}} \Big|_{V_{GS}} = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{TH}) = g_{ds}$$


$\hookrightarrow$  transconductance

On-Resistance (when used as switch):

$$R_{ON} = \frac{1}{I_{DS}} = \frac{1}{\mu n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})}$$

$$\frac{1}{I_{DS}} = R_{ON}$$

(26-08-2025)



$$I_D = \mu n C_{ox} \left(\frac{W}{L}\right) \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

For  $V_{DS} \ll 1$ ,

$$I_D = \mu n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH}) V_{DS}$$

If we keep increasing  $V_D$ , at one time, the channel ceases to exist and  $V_{DS}$ 's loose control over the channel [Pinch-off]

$$V_{GDS} \leq V_{TH}$$

$$V_{GS} - V_{DS} \leq V_{TH}$$


$$\Rightarrow V_{DS} \geq V_{GS} - V_{TH}$$

But current continues to flow due to energy bands.

Overdrive voltage:  $V_{OV} = V_{GS} - V_{TH}$

For  $V_{DS} = V_{GS} - V_{TH}$ ,

$$I_D = \frac{\mu n C_{ox}}{2} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2$$



Proportionalities still work  
e.g.,  $I_D \propto \left(\frac{W}{L}\right)$

These equations do not work for newer technology.

Actual: Current is not constant but varies with  $V_{DS}$  (with a different slope) as channel length starts decreasing  
channel length ↓

E.g. Channel length modulation :


$$90\text{nm} \quad 350\text{nm} \quad 180\text{nm} \quad 60\text{nm} \quad 28\text{nm}$$

$$\gamma_0 : > \quad > \quad > \quad > \quad \downarrow \quad \text{worst case}$$


$$I_D = \frac{\mu n C_{ox}}{2} \left( \frac{W}{L} \right) (V_{GS} - V_{TH})^2 (1 + 2 \gamma_0 V_{DS})$$

$$\frac{\partial I_D}{\partial V_{DS}} \Big|_{V_{GS}} \approx \gamma_0 I_D = g_{ds}$$

$$\gamma_0 = \frac{1}{g_{ds}} \approx \frac{1}{2 I_D}$$




- # Deep Sub-micron processes
  - ↳ below  $\sim 180\text{nm}$
- # Lookup Table based design
  - ↳ No formula





$$V_{DD} = 1.2\text{V} \quad (65\text{nm})$$

$$= 1.0\text{V} \quad (40\text{nm}, 28\text{nm}, \dots)$$




Fabricated on  
the same  
substrate






### Deep N-well / Triple N-well / Tube-well :




# Current Sources and Current Mirrors





Current Source

Constant current  
irrespective of  $V$

Non-ideality:  
Shunt resistance




$$I = I_0 - \frac{V}{R_o}$$




Non-ideality: Internal resistance

voltage drops with  
different current




Ideally,  $R_s \rightarrow 0$


## Current Sink:



$$I = I_0 + \frac{V}{R_o}$$




Ideally,  $R_o \rightarrow \infty$



$$V_{DS} > V_{DS\text{sat}}$$

Current source to ground



Saturation:

$$r_o = \frac{1}{\lambda I_D}$$

$$V_{DS} \geq V_{GS} - V_{TH}$$

May not work  
(may be in sat. without satisfying this or vice versa)

VSC  
simulators

$$= \frac{\mu_n C_{ox}}{2} \left( \frac{W}{L} \right) (V_{GS} - V_{TH})^2$$

$$\sigma_0 = \frac{1}{2T I_D}$$

Current source to V<sub>DD</sub>

$$R_S = \sigma_0 = \frac{1}{2T I_D}$$


Ideally,  $\sigma_0 \uparrow$   
 $L \uparrow \Rightarrow \lambda \downarrow, \sigma_0 \uparrow$

$L_{min}$ : Technology nodes


$L_{max}$ : Typically large

} boundary limit

Bias voltage:



→ Providing fixed voltage is not ideal  
 ↳ temp. variation  
 ↳ process variation




For fixed  $V_{GS}$ ,

$T \uparrow \rightarrow I_D \downarrow$  (Opposite to BJT)

↳ heating due to internal circuitry : wires being thin & wide  
 (Localized Heating)


↳ Process Variation





↳ Large no. of identical devices fabricated have little different responses.  
 ↳ same with resistors.

## Circuit to provide $V_{AS}$ : Current Mirror

- track T
- track process variation.




$$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2$$




29-08-2025

## Process Variation (Chip-to-chip variation)




$\pm 3\sigma$  } Levels  
 $\pm 6\sigma$

Run simulations around process corner.




Inverter



RC-charging


$$R_{on} \uparrow = \frac{1}{\mu n C_o (W/L) (V_{GG} - V_{THP})}$$



- Corner Simulations:
- First run simulations at TT
  - Then at FF, SS
  - Then can also be done at SNFP, FNTP.
  - if they work at all, most of them (>99.9%) are good.


→ In Current mirror,  $V_{GS}$  adjust a/c to the corners they are running.

### Temperature Variation:





SS (125°C) → slowest of all  
FF (-40°C) → Fastest of all

### Voltage Variation:



Multiple stacks  
(with lower-tech-node, stack width also decreases  $\Rightarrow$  Resistance  $\uparrow$ )

→ Power-lines should be thick.



$V_{GS}$  bounces accordingly  $\Rightarrow V_{GS}$ : constant


### PVT variation: Process-Voltage-Temp Variations

↪ Design should work for atleast  $\pm 10\%$  power variation.


$$3 \times 3 \times 3 \quad \rightarrow \text{Run 27 simulations}$$

(3-corners) (V-typical,  $\pm 10\%$ )


(At least run  $3 \times 3 = 9$  simulations;  
V can be tolerated)



### PMOS Current Mirror:



Current Mirror: Copies voltage  
↳ can be used to get scaled current.



$$\frac{I_{D_2}}{I_{D_1}} = \frac{\frac{M_n C_o x}{2} \left( \frac{W}{L} \right)_2 (V_{GS} - V_{TH})^2 (1 + 2 V_{DS_2})}{\frac{M_n C_o x}{2} \left( \frac{W}{L} \right)_1 (V_{GS} - V_{TH})^2 (1 + 2 V_{DS_1})}$$

Assume  
 $\left( \frac{W}{L} \right)_1 = \left( \frac{W}{L} \right)_2$   
for now

① Systematic error: If two transistors have mismatched  $V_{DS}$ , then due to channel-length-modulation,

they may have different  $I_D$ .

↳ If  $\lambda$  is very small,  $I_{D2} \approx I_{D1}$ . ( $H_D \uparrow$ ),

↳ Solution: Increase  $H_D$  by increasing  $L$ .

slope ↓

$$I_{D2} \propto \frac{1}{L^2 D}$$


## ② Gradient error:

→ Even within the same die, there can be gradients of variations.


(chip)

↳ Not process variation.

↳ Within the same chip, two transistors may not have same  $V_{th}$ .




[2-09-2025]



$$\left(\frac{W}{L}\right)_2 = 2 \left(\frac{W}{L}\right)_1$$

$W_2 = W_1$       } Mathematically correct  
 $L_2 = \frac{1}{2} L_1$       } but does not work  
                         in reality  
                         ∵ Keep  $L$  constant.





$$L'_2 = L_{\text{drawn}} - Lov_1 - Lov_2$$

↳ does not scale properly



↳ No current doubling in reality  
       ↳ Keep  $L$  constant.

→ To increase  $L$ , for getting current mirroring,  
    Keep  $(\frac{W}{L})$  constant

→ Increase  $W, L$  proportionally  
   ⇒  $V_{GS}$  → little changes




→ Top view  
(while layouting)



→ Use unit cells instead  
↳ Any kind of scaling can be done  
↳ No issues in this (inaccuracies)

$$W_2 = W_1 \\ L_2 = L_1 \quad \} M$$



→ Best way for layouting

A

B (2 transistors)

$$V_{THA} < V_{THB_1} < V_{THB_2} \quad [Gradient error]$$

B

A

B

→ Assuming linear gradient, avg.  
 $V_{TH}$  of A = avg.  $V_{TH}$  of B

↳ Common Centroid Layout

↳ All transistors have the same centroid.

↳ Linear gradient cancels out.

→  $\downarrow I_{Meff}$

$\downarrow \frac{1}{2} I_{Meff}$

Either make w of 2nd half, but with inaccuracies, or

2 : 1


→ For 2 transistors (2:2)

AA BB




OR   
AB BA

→ 4:4




→ 2D → same centroid in both the axes.

→ 1:8




Solution for gradient errors: Common Centroid Layout.

### ③ Random Mismatch:




→ Jagged when ~~manufactured~~ fabricated, not straight lines.

These errors apply not just to current mirror, but everywhere where there is symmetry required.



→ Mismatch even when no other inaccuracies.

↳ cannot be predicted; can only get statistical values out of it.




→ Different from process variation (wafer-to-wafer)

↳ interwafer variation; very high

Intra-wafer variation.


$$\text{Coefficient } \sigma_{V_{TH}} = \frac{A_{V_{TH}}}{\sqrt{N_L}} \rightarrow \text{Polynom's coefficient}$$



→ Larger random variations.

→ No real solution


↳ Can only shift  $\sigma$  where we want. [Increase the area]



# Monte Carlo  
Variation analysis

## Small Signal Analysis



04-09-2025



$$V_{in} = V_I + V_{ac} \sin \omega t$$



$\propto (V_{GS} - V_{TH})^2 \rightarrow$  Non-linear  $\rightarrow$  complex



$$I_D = \frac{\mu_n C_{ox}}{2} \left( \frac{W}{L} \right) (V_I + V_{ac} \sin \omega t - V_{TH})^2$$

↓ approx.

$$I_D = I_1 + \frac{\partial I_D}{\partial V_{GS}} V_{ac} \sin \omega t, \quad I_1 = \frac{\mu_n C_{ox}}{2} \left( \frac{W}{L} \right) (V_I - V_{TH})^2,$$

$$\frac{\partial I_D}{\partial V_{GS}} \Big|_{V_{GS}=V_I} = \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{TH}) = g_m \rightarrow \text{transconductance}$$

Dimensionality of conductance  
Trans or transferred cond.  
b/c current is applied b/w D & S, and voltage b/w G and S.

$$\begin{aligned} g_m &= \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{TH}) \\ &= \frac{2 I_D}{V_{GS} - V_{TH}} \\ &= \sqrt{2 I_D \mu_n C_{ox} \left( \frac{W}{L} \right)} \end{aligned}$$

$$V_{in} = V_i + v_{ac} \sin \omega t$$

$$I_d = I_i + g_m v_{ac} \sin \omega t \rightarrow 'g_m' \text{ works only for small signal}$$


$$I_i = g_m V_i \rightarrow X$$

Eg:  $0.5 + 1mV \sin \omega t$



$$g_m = 2mS$$

$$0.5V \rightarrow 700 \mu A$$

$$I_d = 0.7mA + 2\mu A \sin \omega t$$



### Small Signal Modelled Equivalent Circuit of MOSFET:



Capacitance b/w gate and channel:


$$\text{Channel capacitance} = C_{ox} WL$$

Can be assumed to be half b/w G<sub>i</sub> & S and other half b/w G<sub>d</sub> & D.

$$C_{gs} = \frac{1}{2} WL C_{ox}$$

$$C_{gd} = \frac{1}{2} WL C_{ox}$$

} Linear



Capacitance due to overlapping :  $C_{ov} \rightarrow$  Even when channel is not formed (OFF)

$$\therefore C_g = \frac{1}{2} WL C_{ox} + C_{ov}$$

$$C_{gd} = \frac{1}{2} WL C_{ox} + C_{ov}$$

Junction capacitance:

•  $C_{gb}$  } diode  
 $C_{db}$

↳ Non-linear,  
voltage-dependent






Saturation:  $\rightarrow$  found empirically...


$$C_g = \left(\frac{2}{3}\right) WL C_{ox} + C_{ov}$$

$$C_{gd} = C_{ov}$$


$C_{gb}, C_{db} \rightarrow$  as before





 → Mos capacitor with shorted D and S ;  $V_{DS} = 0 \rightarrow$  linear




→ with +ve  $V_{AB}$ , channel region attracts opposite charges (+) and forms a -ve  $\sigma_a$




#





### Metal-Insulator-Metal (MIM) capacitor:





$$I_{out} = I_0 + \frac{V_P}{R_{out}}$$

$$\frac{\partial I_D}{\partial V_{DS}} = g_{ds} = \frac{1}{2\rho}$$




$\hookrightarrow T_D$  calculate  
the impedance

$$i_T = \frac{V_T}{R_{02}}$$

$$R_{out} = R_{02}$$

## Cascode Current Mirrors



Cascoding: Putting one on top of the other.

Top transistor: Cascaded transistor

$M_1 = M_2 \quad \} \text{ same length,}$   
 $M_3 = M_4 \quad \} \text{ same width}$


$V_x$  may not be equal to  $V_y$ .

1:1

$$V_{DS1} = V_{B_2} - V_{G_{S3}}$$

$$V_{DS2} = V_{B_2} - V_{G_{S4}}$$

Small-signal model:



$$i_T = g_{m_4} v_{g_{s4}} + \frac{(V_T - V_p)}{r_{04}}$$

$$v_{g_{s4}} = 0 - V_p = -V_p$$

$$V_p = i_T r_{02}$$

$$\Rightarrow i_T = g_{m_4} (-V_p) + \frac{V_T - i_T r_{02}}{r_{04}}$$

$$\Rightarrow \frac{V_T}{i_T} = g_{m_4} r_{02} + \frac{V_T / i_T - r_{02}}{r_{04}}$$


$$\Rightarrow \frac{V_T}{i_T} = r_{04} + g_{m_4} r_{02} r_{04} + r_{02} = R_{out}$$

$$\text{E.g. } g_m = 0.5 \text{ ms}$$

$$r_{02} = r_{04} = 10 \text{ k}\Omega$$


$$\Rightarrow R_{out} = 20 + 50 = 70 \text{ k}\Omega \rightarrow \text{o/p impedance}$$

$10 \text{ k} \rightarrow 70 \Rightarrow \text{Current } \uparrow \rightarrow \text{Better}$




$\hookrightarrow$  Stabilize the current.

#



$$V_{out, min} = V_{dsat_2} \\ = V_{GSS_2} - V_{TH_2} = 0 \text{ } V_{ov_2}$$



$$V_{out, min} = V_{dsat_4} + V_{GSS_{1,2}} = V_{ov_{1,2}} + V_{TH} + V_{ov_4}$$

$$V_{DS_1} = V_{B_2} - V_{GSS_3}$$

$$V_{DS_2} = V_{B_2} - V_{GSS_4}$$

$$V_{GSS_3} = V_{GSS_4}$$

$$\Rightarrow V_{DS_1} = V_{DS_2} = V_{GSS_{1,2}}$$

Eg.

Cascode

$$V_{TH} = 0.4 \text{ V}$$


$$V_{ov} = 0.15 \text{ V}$$

$$V_{out, min} = 0 \text{ } V_{ov} + (V_{ov} + V_{TH}) \\ = 0.7 \text{ V}$$

Simple

$$V_{out, min} = 0.15 \text{ V}$$


↳ Bad idea to bias at low voltages  
(better for 3.3V, 5V, ...)



Disadvantage: Voltage head load.

Solution:

11-09-2025



$$V_{DS1} = V_{GS1,2} - I_{ref} \cdot R$$

$$V_{DS2} = V_b - V_{GS4}$$

$$\Rightarrow V_b = V_{DS1} + V_{GS4}$$

$$\# V_{out, min} = V_{GS1,2} + V_{d_{sat4}}$$

$$= V_{TH} + V_{OV1,2} + V_{OV4} = 0.7 \text{ V}$$

$$\therefore V_{DS1} = V_{GS1,2} - V_{TH}$$

$$= V_{OV1,2} = V_{DS2}$$

$$[ \text{if } I_{ref} \cdot R = V_{TH} ]$$



$$\therefore V_{out, min} = V_{d_{sat4}} + V_{DS2}$$

$$= V_{OV4} + V_{OV2}$$

$$= 0.3 \text{ V}$$

$$\begin{cases} \text{for } V_{TH} = 0.4 \text{ V} \\ V_{OV} = 0.15 \text{ V} \end{cases}$$


Resistance using CMOS Process:



$$R = \rho \frac{l}{A} = \rho \frac{l}{t} \frac{W}{L}$$

$$= R_s \left( \frac{L}{W} \right)$$

Sheet Resistance



(Count no. of squares)

Types: Sheet resistance varies.

- ① Diffusion ( $100\Omega - \text{few k}\Omega$ )
- ② Polycrystalline / Poly ( $\text{Few } \Omega - 10\text{k }\Omega$ )
- ③ High Resistance using special material in foundry.
- ④ Metal



→ In linear region

↳ voltage-dependent

resistance

when voltage changes.



→ Process variations in resistances, capacitances.

→ Random Mismatch in rectangles:



$$\Delta R/R = \frac{\Delta A}{\sqrt{WL}}$$


→ Increase the area  
to mitigate  $\rightarrow \sigma \downarrow$



↳ Larger random  
mismatch

→ Limited value resistances and  
capacitances can be made.

Solution:



$$V_{DS_1} = V_{GS_{1,2}} - V_{DS_3}$$

or,  $V_{DS_1} = V_b - V_{GS_3}$  [More useful  $\Rightarrow$  To do calc. in terms of  $V_{GS}$  instead of  $V_{DS}$ ]

$$V_{DS_2} = V_b - V_{GS_4}$$

$$I_{Hef} = I_{out} \text{ and } M_3 = M_4 \quad \Rightarrow \quad V_{GS_3} = V_{GS_4}$$

$$\Rightarrow V_{DS_1} = V_{DS_2}$$

E.g. Req.  $V_{DS_{1,2}} = 0.2 \text{ V}$

$$V_b = 0.2 + V_{GS_{3,4}} \quad [\text{choose } V_b]$$

$$V_b = V_{DS_{1,2}} + V_{GS_{3,4}}$$

$$V_{out, min} = V_{dsat_4} + V_{DS_2}$$

$$\underline{\text{Min } V_b}: \quad V_{b,min} = V_{GS_4} + V_{ov_{1,2}}$$

Max  $V_b$ :

$$V_{DS_3} \geq V_{GS_3} - V_{TH}$$


$$\Rightarrow V_{GS_1} - (V_b - V_{GS_3}) \geq V_{GS_3} - V_{TH}$$

$$\Rightarrow V_{GS_1} - V_b + V_{GS_3} \geq V_{GS_3} - V_{TH}$$

$$\Rightarrow V_b \leq V_{GS_1} + V_{TH}$$


$V_b$  Generation:

Method (1):



$$V_b = V_{GS_5} + V_{GS_6} - I_{ref2} \cdot R$$


### Method - ② :



$$V_b = V_{GS3} + V_{DS1,b}$$

↓  
from  $M_{10}$


Eq



$$V_{DS1} = V_{GS1} + I_{ref}.R \leftarrow V_{GS2}$$

# Single Stage Amplifiers

## Common Source




$V_{GS} \rightarrow DC$   
 $V_{GS} \rightarrow AC$   
 $V_{GS} \rightarrow DC + AC$

$$V_{in} = V_{GS} + V_{ac,in}$$

$$I_d = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{GS} + V_{ac} - V_{TH})^2$$


$$= I_D + g_m V_{ac} \quad [ |V_{ac}| \ll V_{GS} : \text{small-signal approx.} ]$$

$$\begin{aligned} V_{out} &= V_{DD} - I_d R_D \\ &= V_{DD} - (I_D R_D + g_m V_{ac} R_D) \\ &= \underbrace{V_{DD} - I_D R_D}_{DC} - \underbrace{g_m V_{ac} R_D}_{AC} \end{aligned}$$



$$A_v = -\frac{g_m V_{ac} R_D}{V_{ac}} = -g_m R_D$$

Small-signal model:




$$V_{out} = -g_m V_{gs} (\tau_o \parallel R_D)$$

$$V_{in} = V_{gs}$$

$$V_{out} = -g_m V_{in} (R_D \parallel \tau_o)$$

$$A_v = \frac{V_{out}}{V_{in}} = -g_m (R_D \parallel \tau_o)$$


- In discrete transistors,  $r_o$  is very high ( $\sim 10 \text{ k}\Omega$ ), so  $A_v \approx -g_m R_D$
- For CMOS transistors,  $r_o$  is comparable to  $R_D$ .
- In linear region,  $r_o$  is much low, which brings down the gain (even  $< 1$ ), so for amplification, operate the transistors in saturation region.



Max. theoretical gain =  $g_m r_o$  : intrinsic gain  
(when  $R_D \rightarrow \infty$ )

$$g_m r_o : 350 \text{ nm} : 180 \text{ nm} : 65 \text{ nm} : 28 \text{ nm} > > >$$

→ Limited per stage gain in lower technology





#741 opamp  
bipolar device

DC Biasing:


$$\downarrow V_{out,DC} = V_{DD} - I_D R_D$$

Below,  $V_{out} = V_{dsat}$ , the transistor will go into triode region.





Capacitances:





$$C_{gs} = \frac{2}{3} WL C_{ox} + C_{ov}$$

$$C_{gd} = C_{ov}$$

$$C_{gd} \ll C_{gs}$$


16-09-2025



$$C_{gs} = \frac{2}{3} WL C_{ox} + C_{ov}$$

$$C_{gd} = C_{ov}$$

## Miller's Theorem:




Input-side:

$$i_T = \frac{V_T - (-AV_I)}{Z} = \frac{V_T(1+A)}{Z}$$

$$Z_{in} = \frac{V_T}{i_T} = \frac{Z}{A+1}$$

#



Output side:

$$i_T = \frac{V_T - \left(\frac{-V_I}{A}\right)}{Z} = \frac{V_T(1 + \frac{I}{A})}{Z}$$

$$Z_{out} = \frac{V_I}{i_T} = \frac{Z}{\left(1 + \frac{I}{A}\right)} = \frac{Z}{\frac{A}{1+A}} \approx Z$$


$$Z_{in} = \frac{Z}{1+A} \quad \left| \quad Z_{in} = \frac{R}{1+A} \quad \right| \quad Z_{in} = \frac{L}{1+A} \quad \left| \quad Z_{in} = \frac{1}{8C(1+A)} \right.$$

$$Z_{out} = Z \left( \frac{A}{1+A} \right) \approx Z$$

Miller's theorem:





Redraw the circuit:



$$\omega_{p_1} = \frac{1}{R_{sig} (C_{gs} + C_{gd}(1+gmR_D))}$$


$$\checkmark \quad \omega_{p_2} = \frac{1}{(R_D \parallel r_o) \cdot (C_{gd} + C_{db} + C_L)}$$



$$A(s) = \frac{-gm (R_D \parallel r_o)}{(1 + s/w_p)}$$

$$w_p = \frac{1}{(R_D \parallel r_o) C_L'}$$


$$C_L' = C_{gd} + C_{db} + C_L$$



$$\omega_{UGF} : \left| \frac{gm (R_D \parallel r_o)}{\sqrt{1 + (\frac{\omega_{UGF}}{\omega_p})^2}} \right| = 1 \Rightarrow \omega_{UGF} \approx \frac{gm (R_D \parallel r_o)}{C_L'} \cdot \omega_p$$

$\uparrow$  Doesn't depend on o/p imp. ( $R_D; r_o$ )

- DC Biasing
- Voltage swing limits
- + Gain
- Bandwidth
- Noise



## Noise


### Thermal Noise

- ↳ Due to random movement of electrons (Random process)
- ↳ Not deterministic; cannot write deterministic equation
- ↳ Can only give statistical measure: mean, variance, SD.  
 $\mu(M)$        $(\sigma^2)$

### Power Spectral Density (PSD):

- ↳ Fourier Transform of autocorrelation of the random variable.

$$S_x(f) \xrightarrow{H(f)} S_y(f) = S_x(f) |H(f)|^2$$



↳ PSD: integrated power in 1 Hz BW.

## Noise in Resistors:

### Voltage Noise:

$$\overline{V_n^2}(f) = 4KTR \quad \hookrightarrow \text{PSD}$$


### Noise Current:

$$= \frac{\overline{i_n^2}(f)}{R} = \frac{4KT}{R} \left( \frac{1}{R^2} \right)$$

$\overline{\sigma^2} = \text{Mean-squared value } (\overline{V_n^2})$

Total noise power in BW


$$= \int_0^{f_0} 4KTR \, df$$



$\hookrightarrow$  "white noise"

$\rightarrow$  In ideal capacitor or ideal inductor, there is no noise due to absence of parasitic resistances, but actual capacitors and ~~are~~ actual inductors have noise.

## Noise in Transistors: (Thermal Noise)



$$\overline{i_{nd}^2} = 4KT\gamma_{on}$$


$\hookrightarrow$  drain noise current PSD  
(H.W D & S)

$\hookrightarrow$  white noise.

$\gamma = 2/3$ , for long channel devices

$= 1$ , for short channel devices


## Flicker Noise: Due to dangling bonds




$\hookrightarrow$  "Pink noise"

$\hookrightarrow$  Not considered in RF, as it is below thermal noise.

$\hookrightarrow$  Affects when working with low frequency.








Reduce flicker noise  $\Rightarrow$  Increase area

~~Reduces random mismatch~~  
but larger capacitances


Layout View:




Chop into 2 and put in parallel (same area):



Merge one region  
(Overlap D or S)




Device with fingers  
no. of fingers (nf) = 2



$$\left\{ \begin{array}{l} R_{G1}' = R_G / 4 \quad (\text{parallel}) \\ V_{ng2}^2 = 4KT \frac{R_{G1}}{12} \end{array} \right.$$

↓ Reduces area  
and capacitances.

Splitting in 4,




$$\hookrightarrow n_f = 4$$


$$R_G' = \frac{R_G}{16} \quad (\text{Four } \frac{R_G}{4} \text{ in parallel})$$

$$\overline{V_{ng}}^2 = \frac{4kT R_G}{48}$$

19-09-2025



(flicker noise)



$\frac{V_s}{V_n^2}$  noise  
 noise  
 Amplifier: amplifies the noise & add its own noise

$$\overline{V_{nA_1}}^2 (10 \text{nV}/\sqrt{\text{Hz}})$$


A V\_s (voltage signal o/p)

$$A_1^2 \overline{V_n}^2 + \overline{V_{nA_1}}^2 \quad (\text{noise power o/p})$$

Represent in  
 $\text{JW/Hz}$


$$\text{or } \sqrt{V^2/\text{Hz}} \text{ or } V/\sqrt{\text{Hz}}$$

$$SNR = \frac{A^2 V_s^2}{A_1^2 \overline{V_n}^2 + \overline{V_{nA_1}}^2}$$




$$SNR = \frac{A_2^2 V_s^2}{A_2^2 \overline{V_n}^2 + \overline{V_{nA_2}}^2}$$

## Input Referred Noise:



Ways to find Input-Referred noise:

- ①  $\overline{V_{n,out}^2} \rightarrow \div A^2$
- ②  $\overline{I_{n,out}^2} \rightarrow \div g_m^2$




$$\overline{I_{n,out}^2} = \frac{4KT}{RD} + 4KT g_m$$

O/p S.C. noise current PSD

$$+ \frac{K}{WL \text{Conf}} \cdot g_m^2$$

I/p-referred voltage noise density: (PSD)


$$\begin{aligned} \overline{V_{n,in}^2} &= \frac{\overline{I_{n,out}^2}}{g_m^2} \\ &= \frac{4KT}{RD g_m^2} + \frac{4KT g_m}{g_m^2} + \frac{K}{WL \text{Conf}} \end{aligned}$$



$g_m \uparrow \Rightarrow \text{Noise} \downarrow$  (current  $\uparrow$ )

Noise-power tradeoff:

$g_m \uparrow$  (by increasing current)  $\Rightarrow$  Noise  $\downarrow$   
 $\Rightarrow$  Power  $\uparrow$



$$i_{out, sc} = g_m V_{gs}$$

$$\begin{aligned} V_{out} &= i_{out, sc} \times R_{out} \\ &= g_m V_{in} (\tau_0 \parallel R_D) \end{aligned}$$




$$R_{out} = \tau_0 \parallel R_D$$

$$\overline{V_{n,out}^2} = \overline{I_{n,out}^2} \times R_{out}^2$$

$$\overline{V_{n,in}^2} = \frac{\overline{I_{n,out}^2} \times R_{out}^2}{g_m^2 R_{out}^2}$$

$$\left| \begin{array}{l} A = g_m (\tau_0 \parallel R_D) \\ = g_m R_{out} \end{array} \right.$$

$\rightarrow \boxed{Gain = G_M \times R_{out}}$  : For any circuit amplifier (Lemma)



$$\left| \begin{array}{l} R_{out} = \tau_0 \\ (\text{Sat}) \end{array} \right.$$


$$\begin{aligned} R_{out} &= \tau_0 \parallel R_D \\ &= R_{up} \parallel R_{down} \end{aligned}$$

### Limitations of Common Source :

$$g_m (\tau_0 \parallel R_D) \approx g_m R_D \Rightarrow$$


To increase  
Gain depends on  $R_D \uparrow$   
 $\downarrow$  voltage drop  $\uparrow$

Replace  $R_D$  by current source :



$g_m \tau_0$  : intrinsic gain of the amplifier  
(max gain)

Implement current source using a PMOS:



$$\therefore GM = g_m1$$

↑  
Overall

$$R_{out} = r_{o1} \parallel r_{o2}$$





$$\text{Gain} = g_m1 (r_{o1} \parallel r_{o2})$$

23-09-2025


### CS amplifier with current source load

$$G_m = g_m1$$

$$A_v = g_m1 (r_{o1} \parallel r_{o2})$$




iii)



$$V_{out} = -g_m v_{gs1} (r_o1 \parallel r_o2)$$

$$R_{out} = r_o1 \parallel r_o2$$




$$V_{out, max} = V_{DD} - V_{dsat2}$$

$$V_{out, min} = V_{dsat1}$$



[Preserve all the transistors in saturation]



Capacitance at Vout:


$$C_L' = \underbrace{C_L}_{\text{load cap.}} + \underbrace{C_{db1} + C_{gd1} + C_{db2} + C_{gd2}}_{\text{parasitic cap (part of device)}}$$

$$BW = f_p = \frac{1}{2\pi R_{out} C_L'}$$

$$A(s) = \frac{-g_{m1} (r_o + \| r_o)}{1 + \frac{s}{w_p}}$$

$$f_{UGF} = \frac{g_{m1}}{2\pi C_L}$$

$\left( \begin{array}{l} \text{= Gain-BW} \\ \text{product} \end{array} \right)$   
 $\left( \begin{array}{l} \text{= } A_V \cdot \text{BW} \end{array} \right)$



To increase gain:

①  $r_o \uparrow$  by  $L \uparrow$  (channel length/h).

I Remains same.

BW  $\downarrow$  (as  $C_L \uparrow$ ,  $R_{out} \uparrow$ )

UGF Remains same for 1st order;

little  $\downarrow$  due to parasitic capacitances  $\rightarrow$  Gain-BW trade-off.

②  $g_m \uparrow$  by  $w_{L2} \uparrow$  (width of  $M_1$  &  $M_2$ )

$I \uparrow$

$$R_{out} = r_o + \| r_o$$

$$\downarrow r_o \approx \frac{I}{2ID_T} \uparrow [r_o \uparrow \text{by the same factor as } g_m \uparrow]$$


Gain Remains same.

3-dB BW  $\uparrow$

UGF  $\uparrow$

$\hookrightarrow$  Power-BW tradeoff: To  $\uparrow$  BW, we have to burn more current.

Noises:



Coeff. for NMOS, PMOS  
 $(K_P, K_N)$ : flicker noise coeff  
 $\downarrow$  different for PMOS, NMOS  
 $\hookrightarrow K_P < K_N$


$$\overline{I_{n,out}^2} = 4kT \gamma g_{m_1} + 4kT \gamma g_{m_2} + \frac{Kn}{W_1 L_1 C_{oxf}} g_{m_1}^2 + \frac{K_P}{W_2 L_2 C_{oxf}} g_{m_2}^2$$

↳ Total o/p short-circuit noise current PSD

$$\overline{V_{n,in}^2} = \frac{\overline{I_{n,out}^2}}{g_{m_1}^2}$$

↳ i/p referred voltage noise PSD

↳ Noise-Power tradeoff: Noise  $\downarrow \Rightarrow g_m \uparrow$   
 $\Rightarrow$  Current  $\uparrow$




$$i_T = -g_m V_{gs} + \frac{V_T}{r_o}$$

$$V_{gs} = -V_T$$

$$i_T = g_m V_T + \frac{V_T}{r_o}$$

$$\frac{V_T}{i_T} = \frac{1}{g_m + 1/r_o} \approx \frac{1}{g_m}, \quad \frac{1}{r_o} \ll g_m$$



$V_{B8}$  results in  $i_d$

$g_{mb} \leftrightarrow g_m$  init. body terminal


$V_{gs} \xrightarrow{g_m} i_d$

(small signal current)

[Connect bulk to GND for use]  
triple-well

$$G_m = g_m,$$

$$R_{out} = \frac{1}{(g_{m2} + \frac{1}{r_{o1}})} \parallel r_{o1} \rightarrow \frac{1}{g_{m2} + g_{mb} + \frac{1}{r_{o2}}} \approx \frac{1}{g_{m2} + g_{mb2}}$$



$$g_{mb} = \chi g_m$$

$$A_v = g_m \left[ \frac{1}{g_{m2} + g_{mb2} + r_{o2}} \parallel r_{o1} \right]$$

$$\approx \frac{g_m}{g_{m2} + g_{mb2}} \quad [\text{lower gain}]$$




Total load capacitances,

$$C_L' = C_L + C_{db1} + C_{gb1} + C_{gb2} + C_{gs2}$$

$$BW = \frac{1}{2\pi R_{out} C_L'} \approx \frac{g_{m2} + g_{mb2}}{2\pi C_L'} \rightarrow \text{very high BW}$$

↳ Useful topology when we need very high BW ( $\sim 6$  Hz)  
but are okay with lower gain (lower single digit).

## Diode connected load:




$$i_T = g_m V_{gs} + \frac{v_T}{r_o}$$

$$V_{gs} = v_T$$

$$i_T = g_m v_T + v_T/r_o$$

$$\Rightarrow \frac{v_T}{i_T} = \frac{1}{g_m + 1/r_o} \approx \frac{1}{g_m}$$



$$\Delta I = g_m \Delta V$$

$$\frac{\Delta V}{\Delta I} = \frac{1}{g_m}$$

[Body effect is neglected in this topology.]


$g_m = g_m$ , [All current coming from  $M_1$ ]

$$R_{out} = \left( \frac{1}{g_{m2} + 1/r_{o2}} \right) \parallel r_{o1}$$

$$\approx \frac{1}{g_{m2}}$$

$$Av = -\frac{g_{m1}}{g_{m2}}$$

$$BW = \frac{1}{2\pi R_{out} C_L'} \approx \frac{g_{m2}}{2\pi C_L'}$$





$$V_{out,max} = V_B - V_{GS2}$$

$$V_{out,max} = V_{BD} - V_{GS2}$$

# Common Source with Active Load (Inverter)

30-09-2025



$$G_m = g_{m1} + g_{m2}$$


$$R_{out} = r_{o1} \parallel r_{o2}$$

$$\text{Gain} = (g_{m1} + g_{m2})(r_{o1} \parallel r_{o2})$$

"Current Reuse" → Higher gain ( $g_{m1} + g_{m2}$ )  
But hard to configure precisely bias.

# Common Source with Source Degeneration

↓ degenerating the transconductance



$$V_{gs} = \Delta V - i_d R_s$$

$$i_d = g_m V_{gs}$$

$$\frac{i_d}{g_m} = \Delta V - i_d R_s$$

$$i_d \left( \frac{1}{g_m} + R_s \right) = \Delta V$$

$$G_m = \frac{i_d}{\Delta V} = \frac{g_m}{1 + g_m R_s} < g_m$$

→ Negative feedback

↳ The loop is trying to get back (reversing) what we did.

↳ Enhances linearity (gm non-linearity), but lower gain.

(F → K)

$$R_{out} = R_D \parallel \left( R_S + r_{o1} + g_m r_{o1} R_S \right)$$

$\approx R_D$       result from cascading  
                                ↳ very high


$$\text{Gain} = \frac{g_m R_D}{1 + g_m R_S}$$

$$g_m, \text{actual} = g_m + g_m' V_{gs} + g_m'' V_{gs}^2$$


$$i_d = g_m V_{gs} + g_m' V_{gs}^2 + g_m'' V_{gs}^3 + \dots$$

For  $V_{gs} = A \cos \omega t$ ,


$$i_d = \underbrace{g_m A \cos \omega t}_{\text{desired}} + \underbrace{g_m' A^2 \cos^2 \omega t}_{2\omega, \text{dc}} + \underbrace{g_m'' A^3 \cos^3 \omega t}_{3\omega, \text{w}}$$




Small-signal equivalent circuit:



## Common Gate



→ Used as input stage to match the ip impedance (which is very low) (eg, 50 Ω, 75 Ω).  
↳ Frontend circuit.



$$R_{in} = \frac{1}{gm} \quad \text{OR} \quad \frac{1}{gm + g_{mb}}$$

(if B is shorted)  
vs  
(if B is grounded)

↳ very low


Effective transconductance,

$$G_M = gm_2$$

$$\begin{aligned} \text{Gain} &= gm R_{out} \\ &= gm R_D \end{aligned}$$

- Providing extra voltage to Vin  $\Rightarrow V_{gs} \downarrow \Rightarrow$  current  $\downarrow$   
 $\Rightarrow$  Output voltage  $\uparrow$
- No ~~dc~~ inversion.

## Common Drain



→ Acts as level shifter  
(dc level shifting)


$$I_d = \frac{K_n}{2} (V_B + \Delta v - V_{TH})^2$$

$$I_d - I_o = I_L$$

$$V_{out} = I_L R_2$$


$$I_D = I_o + I_L$$

$$V_{out} = V_{in} - V_{gs1}$$



- Gain little low lower than 1.
- Output stage (acts as buffer) to drive the resistive load.

# Opamp Design




$$V_{\text{out}} = A_o (V_+ - V_-)$$

Differential Signals :


$$V_{\text{in}} = A \sin \omega t$$

single-ended signal :





$$V_{\text{ind}} = A \sin \omega t$$

Differential signal :




$$V_+ = 5 + \frac{A}{2} \sin \omega t$$


$$\begin{aligned} V_+ - V_- &= \left(5 + \frac{A}{2} \sin \omega t\right) - \left(5 - \frac{A}{2} \sin \omega t\right) \\ &= A \sin \omega t \end{aligned}$$



Single-ended :



Differential :




$$V_d = V_1 - V_2$$

$$V_{CM} = \frac{V_1 + V_2}{2} \quad (\text{common mode})$$

$$\Rightarrow V_1 = V_{CM} + \frac{V_d}{2}$$

$$V_2 = V_{CM} - \frac{V_d}{2}$$




: Pseudo-differential circuit  
↳ Not indifferent to common mode

$$V_{inP} = V_{CM} + V_d/2$$

$$V_{inM} = V_{CM} - V_d/2$$

↓



→ Symmetry Required

Absence of  $V_d$ :


For  $I_{D/2}$ ,

$$V_{GSS1} = V_{GSS2} = \sqrt{\frac{2 I_{D/2}}{\mu_n C_{ox}(\frac{W}{L})}} + V_{TH}$$


$$\begin{aligned} V_p &= V_{inP} - V_{GSS1} = V_{inM} - V_{GSS2} \\ &= V_{CM} - V_{GSS1,2} \end{aligned}$$

For  $M_0$  to be in saturation (to act as current source),

$$\begin{aligned} V_{in, CM min} &= V_{GSS1,2} + V_{dsat, 0} \\ &= 0.4 + 0.2 \\ &= 0.6V \end{aligned}$$




## # With p-n-p transistor (Used in 741 datasheet):



$V_{in,cm} \rightarrow$  has max value  
 $= V_{cc} - (\text{something})$   
 $\hookrightarrow$  also has min-value.  
 [DC-voltage range]

## # With differential signals:



$$V_{o1} = V_{DD} - I_o R_D = V_{DD} - \left(\frac{I_o}{2} + g_m \Delta V\right) R_D$$


$$V_{o2} = V_{DD} - \left(\frac{I_o}{2} - g_m \Delta V\right) R_D$$

$$\Rightarrow V_{o1} = V_{DD} - \frac{I_o R_D}{2} - g_m \Delta V R_D \rightarrow V_{oM}$$



$$V_{o2} = V_{DD} - \frac{I_o R_D}{2} + g_m \Delta V R_D \rightarrow V_{oP}$$

$$V_{o,CM} = \frac{V_{o1} + V_{o2}}{2} = V_{DD} - \frac{I_o R_D}{2}$$

$$\Rightarrow A_d = \frac{\text{diff. O/P}}{\text{diff. i/p}} = \frac{2 g_m \Delta V R_D}{2 \Delta V} = g_m R_D.$$



Fully-differential-opamp

Common-mode signals:Differential-Mode Half Circuit


$$A_{dm} = -g_{m1,2} (R_D \parallel r_o)$$

$$BW = \frac{1}{2\pi R_{out} C_L}$$

Full-diff. noise:  $\sqrt{V_{n,in}^2} = 2 \times \text{Noise in single-side}$

[Noise at  $V_{oM}$  &  $V_{op}$  are uncorrelated]

## Common-mode half circuit:



On joining, we should get back  $R_{out}$

$$A_{CM} = \frac{-g_m I_2 (R_D \parallel r_o)}{1 + 2 g_m R_{out}}$$

: Common-source with source degeneration configuration

Higher  $R_{out}$   $\Rightarrow$  Better current source  $\Rightarrow$  Less  $\Delta I$

$$V_{inP} = V_{CM} + V_d/2 = V_1$$

$$V_{inM} = V_{CM} - V_d/2 = V_2$$

$$V_{oM} = Adm \left( \frac{V_d}{2} \right) + A_{CM} V_{CM}$$

$$V_{oP} = Adm \left( -\frac{V_d}{2} \right) + A_{CM} V_{CM}$$

$$V_o = V_{oP} - V_{oM}$$

$$= -Adm V_d$$

$$\begin{aligned} & V_{inP} \rightarrow V_{inM} \\ & V_1, V_2 \\ & V_d = V_1 - V_2 \\ & V_{CM} = \frac{V_1 + V_2}{2} \end{aligned}$$

In mixed signals / SOC, differential signals is used exclusively to maintain signal integrity

$$E.g. V_1 = 0.8 - 0.01 \sin \omega_1 t + 0.1 \sin \omega_2 t = V_{CM} + V_d/2$$

$$V_2 = 0.8 + 0.01 \sin \omega_1 t + 0.1 \sin \omega_2 t = V_{CM} - V_d/2$$

$$V_{CM} = 0.8 + 0.1 \sin \omega_2 t$$

$$V_d = -0.02 \sin \omega_1 t$$

$$V_{oM} = A_{CM} (0.1 \sin \omega_2 t) + Adm (-0.02 \sin \omega_1 t)$$

$$V_{oP} = A_{CM} (0.1 \sin \omega_2 t) + Adm (+0.02 \sin \omega_1 t)$$

$$V_o = Adm (0.02 \sin \omega_1 t)$$

$$\begin{bmatrix} \text{Let } Adm = 50 \\ A_{CM} = 0.1 \end{bmatrix}$$


$$\rightarrow CMRR = \frac{A_{dm}}{A_{cm}} \quad [ Ideally, \rightarrow \infty ]$$

↳ Valid only when considering individual signals.


$$= \frac{g_{m1,2}(\infty \parallel R_D)}{\frac{g_{m1,2}(\infty \parallel R_D)}{1 + 2g_{m1,2}R_{out}}}$$

$$= 1 + 2g_{m1,2}R_{out}$$

↳ Frequency-dependent




23-10-2025



$$A_{dm} = g_{m1} (\infty \parallel \infty)$$

$$R_{out} = \infty \parallel \infty$$



$$BW = \frac{1}{2\pi R_{out} C_L}$$

$$V_{GB} = \frac{g_m}{2\pi C_L}$$

$$V_{CM,in,min} = V_{GS1,2} + V_{d,dat}$$

$R_{out}$  of OTA ( $= r_{o2} \parallel r_{o4}$ )

parallel

usually high

$R_{out}$  of Opamp


ideally zero

Random mismatch in transistor on left and right side

⇒ Input-referred offset.

⇒ ~~do~~ (M<sub>1</sub>, M<sub>2</sub>) layout in common-centroid  
(M<sub>3</sub>, M<sub>4</sub>)  
(M<sub>5</sub>, M<sub>6</sub>)  
(M<sub>7</sub>, M<sub>8</sub>)  
(M<sub>9</sub>, its current mirror)

Working:




Transconductance =  $\frac{\text{short-ckt o/p current}}{\text{i/p voltage}}$

$$\Rightarrow G_m = \frac{2g_{m1,2} \Delta V}{2 \Delta V}$$

$$= g_{m1,2}$$

## Noise Model:



→ Noise from all transistors (flicker + thermal)

→ Noise pdf from  $M_1$  &  $M_2$  are the same (same  $g_m$ ) but their instantaneous values are not the same.


Noise of tail  $t^H$  (both flicker & thermal) become common-mode on both-side & get cancelled

$$\overline{I_{n,out}^2} = 2 \times \left( 4KTY g_{m1} + 4KTY g_{m3} + \frac{Kn}{W_1 L_1 C_{oxf}} g_{m1}^2 + \frac{K_p}{W_3 L_3 C_{oxf}} g_{m3}^2 \right)$$

$$\overline{V_{n,in}^2} = \frac{\overline{I_{n,out}^2}}{g_{m1,2}^2}$$

[Symmetrical on both-side  
[even though noise values  
are not same; random]  
→ variances get added]


## PMOS input, NMOS output:






→ Make common source as virtual ground, biased with a current source.

$$V_{in,CM,max} = V_{dd} - |V_{dsat0}| - V_{sg,1,2}$$

## Single-ended output opamp:



→ Differential i/p, single-ended o/p



$$G_m = g_{m1,2}$$

$$R_{out} = r_{o2} \parallel r_{o4}$$

$$Av = g_{m1,2} (r_{o2} \parallel r_{o4})$$

BW

$$C_L' = C_L + g_{s2} + C_{gd4} + C_{db4} + C_{db2}$$


$$W_{Pout} = \frac{1}{R_{out} \cdot C_L'} = \frac{1}{(r_{o2} \parallel r_{o4}) C_L'}$$

$$C_E = C_{gd1} + C_{db1} + C_{gs3} + C_{gs4} + C_{db3} + C_{gd4}$$


$$W_{PE} = \frac{g_{m3}}{C_E} \quad : \left[ \frac{1}{g_{m3}} \parallel r_{o1} \approx \frac{1}{g_{m3}} \right] \quad \begin{array}{l} 2\text{-poles: one with lower mag.} \\ \downarrow \\ \text{Dominating} \\ \text{sets the BW} \end{array}$$

$$W_{Pout} \ll W_{PE}$$

(dominates the behaviour)



#





$$G(s) = \frac{A(s)}{1 + \beta A(s)} \quad ; \quad -PM = 5^\circ$$

At UGF of  $A(s)$ ,

$$\beta A(s) = 1 \angle -175^\circ$$

$$\begin{aligned} Y(s) &= G(s) = \frac{1}{1 + \beta e^{-j175^\circ}} \\ X(s) &= \frac{e^{-j175^\circ}}{1 + e^{-j175^\circ}} \end{aligned}$$

$$\left| G(s) \right| \underset{s \rightarrow \text{UGF}}{\approx} \frac{11.5}{\beta}$$





$$\frac{Y}{X} = \frac{A(s)}{1 + \beta(s)} \approx \frac{1}{\beta}$$

$$A(s) = \frac{A_0}{(1+s/w_{p1})(1+s/w_{p2})}$$





$$\frac{Y}{X}(s) = \frac{A(s)}{1 + \beta A(s)} = \frac{A_0 w_{p1} w_{p2}}{s^2 + (w_{p1} + w_{p2})s + (1 + A_0 \beta) w_{p1} w_{p2}}$$

↪ 2nd order : Overtaxed [stable]  
 Underdamped  
 Marginally-damped (mathematical)  
 ↪ difficult to achieve

### Overtaxed system :



### Underdamped system :



→ Poles move towards  $j\omega$ -axis  
 $\downarrow PM = 0 \Rightarrow$  Poles on  $j\omega$ -axis  
 ↪ Purely oscillatory (Infinite T.F.)


Eg.  $PM = 45^\circ$

$$\left| \frac{Y}{X} \right| \approx \frac{10^3}{\beta} \rightarrow 13^\circ \text{ peaking}$$

Eg.  $PM = 60^\circ$


$$\left| \frac{Y}{X} \right| \approx \frac{1}{\beta} \rightarrow \text{No peaking}$$

Eg.  $PM = 90^\circ \rightarrow \text{Overdamped}$



Slew Rate:

Fully differential case:




30-10-2025



$$\begin{aligned} & \frac{1}{C} \int i dt \\ &= \left( \frac{I_0}{C} \right) t \end{aligned}$$

(Ramp slope)

Slew Rate =  $\frac{I_{SS}}{C_L} \uparrow \Rightarrow \text{Power } \uparrow$   
(Effect of slew rate  $\downarrow$ )



Single-ended case:



$$V_{out} = \frac{I_{SS}}{C_L} t$$

$$S.R. = \frac{I_{SS}}{C_L}$$


$$V_{in, min} = V_{out, min} = V_{GS2} + V_{dsat_0}$$

Saturation of M<sub>1</sub>:

$$V_{DS} \geq V_{GS} - V_{TH}$$

$$\Rightarrow V_{DD} - V_{SG_3} - V_{S1} \geq V_{in} - V_{S1} - V_{THN}$$

$$\Rightarrow V_{DD} - V_{SG_3} + V_{THN} \geq V_{in} \rightarrow \text{Max. limit}$$




$$V_{in} = A \sin \omega t$$

$$\frac{dV_{in}}{dt} = Aw \cos \omega t$$

$$\left| \frac{dV_{in}}{dt} \right|_{\max} = Aw \quad (\text{max slope})$$

If S.R. > Aw  $\Rightarrow$  Opamp will be able to track the i/p.






: For  $SR < AW$

$$\text{Gain} = g_m (\gamma_{o2} \parallel \gamma_{o4}) \rightarrow \text{for diff. / single-ended.}$$

↳ For a single stage : Not sufficient gain  
 ↳  $\uparrow \Rightarrow$  Large O/p Impedance

Cascoding :

Fully differential case :



[Telescoping Cascodes]

Overall transconductance,

$$G_m = g_{m1,2} \quad (\text{only equal to the i/p pair})$$

Output impedance,

$$R_{out} = R_{up} \parallel R_{down}$$

$$= (\gamma_{o6} + \gamma_{o8} + g_{m6} \gamma_{o6} \gamma_{o8}) \parallel (\gamma_{o4} + \gamma_{o2} + g_{m4} \gamma_{o2} \gamma_{o4})$$

$$A_v = g_{m1,2} R_{out}$$

$$V_{in, min} = V_{GS1,2} + V_{dsat, 0}$$

To find  $V_{in,cm,max}$ :

Saturation condition for  $M_{1,2}$ :

$$\begin{aligned} V_{DS1} &\geq V_{GS1} - V_{TH} \\ \Rightarrow V_{b1} - V_{GS1,q} - V_p &\geq V_{in,cm} - V_p - V_{TH} \\ \Rightarrow V_{in,cm} &\leq \uparrow V_{b1} - V_{GS1,q} + V_{TH} \end{aligned}$$

$\downarrow$   $V_{in,cm,max}$        $\Downarrow$  Larger J/p common mode range

Output swing limits:

$V_{out,min}$ :

Saturation condition for  $M_{3,4}$ :

$$\begin{aligned} V_{DS3} &\geq V_{GS3} - V_{TH} \\ \Rightarrow V_{out} - V_x &\geq V_{b1} - V_x - V_{TH} \\ \Rightarrow V_{out} &\geq V_{b1} - V_{TH} \end{aligned}$$

$\Downarrow$  Large swing (J/p)

$V_{b1} - V_{TH}$

$\Downarrow$  Voltage-dependent gain

T: 5, 6  $\rightarrow$  first to go out of sat.  
Then 7, 8  
 $\Downarrow$  others helped by gate bias.


$V_{out,max}$ :

Saturation condition for  $M_5$ :

$$\begin{aligned} V_{DS5} &\geq V_{GS5} - |V_{THP}| \\ \Rightarrow V_y - V_{out} &\geq V_y - V_{b2} - |V_{THP}| \\ \Rightarrow V_{out} &\leq \uparrow V_{b2} + |V_{THP}| \end{aligned}$$

- Large gain limited by J/p common mode range and o/p swing limits.

## Poles:



$$\omega_{p,out} = \frac{1}{R_{out} C_L'} \quad \rightarrow \text{Dominant pole}$$

$$C_L' = C_L + \text{parasitics}$$


$$C_A = C_{gs3} + C_{db1} + C_{d1} + C_{sb3}$$

$$C_A = C_B$$

$$\omega_{PA} = \frac{g_{m3}}{C_A} \quad \rightarrow \text{Non-dominant pole}$$

$$\omega_{p,out} \ll \omega_{PA}$$

- Behaves like single-pole opamp.



$$\omega_{UGF} = \frac{g_m}{C_L'} \quad \rightarrow \text{Same } \omega_{UGF}$$

→ Low gain for high 3-dB BW


$R_{out} \uparrow \Rightarrow \omega_{p,out} \downarrow$  (BW)

Same  $g_m$  &  $C_L$

### Noises:

- Noise of  $M_0$  is common-mode  $\Rightarrow$  cancels out.

-  $M_3$  noise? (Same for  $M_5$ )



- only consider noises which appear at the o/p.

Noise from o/p sees low imp. of  $1/g_{m3}$ .  
Noise mostly goes into  $M_3$  and does not

get a ground path.  
Noise current flows within this loop itself.

If  $C_x$  is high  $\Rightarrow$  Imp. ↓  $\Rightarrow$  Noise finds GND path  
 $\Rightarrow$  Noise flows through o/p.


$$I_{n,out}^2 = 2 \times \left( 4KTg_{m1} + 4KTg_{m3} + \frac{KN}{W_1 L_1 C_{oxf}} g_{m1}^2 \right)$$

$$+ \frac{K_P}{W_7 L_7 C_{oxf}} g_{m7}^2 \right)$$

$$\overline{V_{n1,n2}^2} = \frac{\overline{I_{n,out}^2}}{g_{m1,2}^2}$$

- Noise of cascode transistors does not go into o/p.

### Slew Rate:



$$V_{op} = \frac{I_{ss}}{2} C_L$$


$$V_{om} = -\frac{I_{ss}}{2 C_L}$$

$$V_o = \frac{I_{ss}}{C_L}$$

$$\sqrt{A} I_{op}$$

$\Rightarrow$  For higher slope  $\Rightarrow$  Tail current ↑

### Single-ended Mode:



$$G_M = \frac{2g_m \Delta V}{2 \Delta V} \\ = g_{m1,2}$$

capacitive load

→ OTA and opamp are used interchangeably

$$R_{out} = (\gamma_{06} + \gamma_{08} + g_{m6} \gamma_{06} \gamma_{08}) \parallel (\gamma_{02} + \gamma_{04} + g_{m4} \gamma_{02} \gamma_{04})$$

$$BW = \frac{1}{2\pi R_{out} C_L} \quad \text{Very large.}$$

$$C_L' = C_L + \text{parasitics}$$

$$\omega_{PA} = \frac{g_{m3}}{C_A} \quad [1/g_{m3} \rightarrow \text{dominant}]$$


$$C_A = C_{db1} + C_{sb1} + C_{gs3} + C_{ss3}$$

$$C_B = C_{db3} + C_{gd3} + C_{gs5} + C_{ss5} + C_{gs7} + C_{gs8}$$

$$\omega_{PB} = \frac{g_{m7}}{C_B}$$

$$\omega_{PC} = \frac{g_{m5}}{C_C}$$

$$\omega_{P,out} = \frac{1}{R_{out} C_L'} \quad \ll \underbrace{\omega_{PA}, \omega_{PB}, \omega_{PC}}_{\text{Non-dominant poles}} \quad [\text{Total 4 poles}]$$





[Behaves like single pole system]

$$V_{UGF} = G_B W = \frac{g_m V_2}{2\pi C_L}$$

Noises: Same as fully-differential case.


Slew Rate:



$$\text{Opamp: } \frac{A_o}{1 + \frac{s}{w_p}} \xrightarrow{\text{VGF Feedback}} \frac{\frac{A_o}{1 + s/w_p}}{1 + \frac{A_o}{1 + \frac{s}{w_p}}} ; T_{UGF} = \frac{1}{w_{UGF}}$$

$$= \frac{A_o}{1 + A_o} \frac{1}{1 + \frac{s}{w_{UGF}}} \quad \left| \begin{array}{l} \text{BW} = \\ w_{UGF} \approx A_o w_p \\ (\text{GIBW}) \\ (\text{for 1st order}) \end{array} \right.$$

E.g.



(non-inv. amplifier)



$$\beta = \frac{R_2}{R_1 + R_2}$$

$$H(s) = \frac{V_{out}}{V_{in}}(s) = \frac{(1 + R_1/R_2)}{1 + \frac{s}{w_p}}$$


$$\omega_{p1} = \omega_p (1 + A_0 B) ; \quad T_1 = \frac{1}{\omega_{p1}}$$

GBW product will be the same.

$$\Rightarrow A_0 \omega_p = \left(1 + \frac{R_1}{R_2}\right) \cdot \omega_{p1} \Rightarrow \omega_{p1} \text{ approx. same.}$$




BW  $\uparrow \Rightarrow$  Faster




$$H(s) = \frac{\frac{A_o}{1+s/\omega_p}}{1 + B \frac{A_o}{1+s/\omega_p}} = \frac{A_o}{1+s/\omega_p + BA_o} = \frac{A_o}{1+A_0B} \cdot \frac{1}{1 + \frac{s}{\omega_p(1+A_0B)}}$$

Unity-Gain Feedback:




(Very large  $v_{gs}$  on M<sub>1</sub> side)  
I<sub>ss</sub>  $\downarrow$   
 $\frac{I_{ss}}{C_L}$




# Folded Cascode

If input transistor is NMOS, change the cascoding transistor to PMOS, and vice-versa.




Only the type of transistor changes, other things like connections (of D, G, S) remain the same.




For PMOS:


Telescoping




Folded:



Convert singled ended cascode to folded cascode:



Replace current sources with MOS:



Input common Mode Range:

$$V_{in, CM, min} = V_{G1S1,2} + V_{dsat}$$

$V_{in, CM, max}$ :

$$V_{DS1,2} \geq V_{G1S1,2} - V_{TH}$$

$$\Rightarrow V_{b_2} + V_{SG3,4} - V_p \geq V_{in, CM} - V_p - V_{TH}$$

$$\Rightarrow V_{in, CM} \leq V_b + V_{SG3,4} + V_{TH} > V_{DD}$$

E.g.  $V_{DD} = 1.8V$


$$V_{SG} = 0.6V$$

$$V_{TH} = 0.4V$$

$$V_b = 1V$$


$$V_{in, CM} \leq 2V > V_{DD}$$

- Large I/p CM range.
- If higher I/p is provided ( $\geq V_{DD}$ ), lifetime of the device decrease (dies quickly).




For PMOS:

Telescoping:



Folded:



$$V_{in,CM,max} = V_{DD} - V_{dsat} - V_{SG1,2}$$


Saturation condition for M<sub>1,2</sub>:

$$V_{SD1,2} \geq V_{SG1,2} - |V_{THP}|$$


$$\Rightarrow V_p - (V_{b3} - V_{GS3,4}) \geq V_p - V_{in,CM} - |V_{THP}|$$

$$\Rightarrow V_{b3} - V_{GS3,4} \leq V_{in,CM} + |V_{THP}|$$

$$\Rightarrow V_{in,CM} \geq \underbrace{V_{b3} - V_{GS3,4} - |V_{THP}|}_{< 0}$$



Generate bias voltages ( $V_{b_1}, V_{b_2}, V_{b_3}, V_{b_4}$ ) using current mirror:



07-11-2025

Refer to N-MOS input folded cascode circuit:

$$\text{Effective transconductance gain} \quad G_m = \frac{2g_{m1,2} \Delta V}{2\Delta V} = g_{m1,2}$$

$$R_{out} = (\tau_{06} + (\tau_{06} \parallel \tau_{02}) + g_{m6} (\tau_{06} \parallel \tau_{02}) \tau_{04}) \parallel (\tau_{08} + \tau_{010} + g_{m8} \tau_{08} \tau_{10})$$

$\rightarrow \tau_{010}$  helps to increase the output impedance.

$$Av = g_{m1,2} \cdot R_{out}$$

- Due to  $\tau_{04} \parallel \tau_{02}$ , there will be a little difference in  $R_{out}$  in comparison to telescoping cascode.

- Demerit of this configuration is high power consumption.

$$\text{Power} = V_{DD} \times (I_{SS} \times 2I_1)$$

Frequency Response:

$$\omega_{p,out} = \frac{1}{R_{out} C_L}, \quad C_L' = C_L + \text{parasitics}$$

$$\omega_{PA} = \frac{g_{m4}}{CA} \quad (\because \frac{1}{g_{m4}} \parallel \tau_{02} \parallel \tau_{04} \propto \frac{1}{g_{m4}})$$

$$\omega_{p,out} \ll \omega_{PA}$$

$$U_{GF} = \frac{g_{m1,2}}{2\pi C_L}$$

$U_{GF} = G_{IBW}$  (1st order)

### Noise


$$I_{n,out}^2 = 2 \times [4kT \gamma (g_{m1} + g_{m3} + g_{mg})]$$

$$+ 2 \left[ \frac{K_N}{W_1 L_1 C_{ox} f} g_{m1}^2 + \frac{K_P}{W_3 L_3 f C_{ox}} g_{m3}^2 + \frac{K_N}{W_g L_g C_{ox} f} g_{mg}^2 \right]$$

$$\sqrt{n_{in}} = \frac{\sqrt{I_{n,out}^2}}{g_{m1,2}}$$

### Slew Rate:

①  $I_1 > I_{SS}/2$




②  $I_2 < I_{SS}/2$



- very bad slew rate (triode region)

- Make sure  $I_1 > I_{SS}/2$ .

### Single-Ended Output OTA:



$$G_m = g_{m1,2}$$

$$R_{out} = \left[ (r_{06} + r_{02} || r_{04}) + g_{m6} r_{06} (r_{02} || r_{04}) \right] || (r_{08} + r_{010} + g_{m8} r_{08} r_{010})$$

$$A_v = g_{m1,2} \cdot R_{out}$$

$$\omega_{p,out} = \frac{1}{R_{out} \cdot C_i} \quad (\text{Dominant pole})$$

- More no. of non-dominant poles:

$$\omega_{PA} = \frac{g_{m5}}{C_A} = \frac{1}{(r_{01} || r_{03} || 1/g_{m5}) C_A}$$

$$\omega_{PB} = \frac{g_{m9}}{C_B}$$


$$\omega_{PC} = \frac{g_{m7}}{C_C}$$

$$\omega_{PD} = \frac{g_{m8}}{C_D}$$

### Slow Rate :



- Similar to fully differential

$$I_1 \gg I_{SS/2}$$



- How to ensure  $V_{in,cm}$  of GND to  $V_{DD}$ ?

### Rail-to-Rail Input OTA (Input is Rail-to-Rail)



$V_{in,cm} \rightarrow 0 \Rightarrow$  PMOS is active, NMOS is off ( $G_M = g_{mp}$ )


$V_{in,cm} \rightarrow V_{DD} \Rightarrow$  PMOS is off, NMOS is active. ( $G_M = g_{mn}$ )

$V_{in,cm} \approx \frac{V_{DD}}{2} \Rightarrow$  PMOS & NMOS are active

$$G_M = \underline{g_{mn} + g_{mp}}$$

↳ Voltage-dependent transconductance.


→ When operated using a negative feedback, it is linear.




$$V_{out,max} = V_{DD} - (V_{b_3} - V_{GS18}) - V_{sd\,sat}$$

$$V_{out,min} = V_{dsat}_{10} + V_{b_2} - V_{GS10}$$

FVS: Floating voltage source  
(To isolate both nodes at  $V_{cm}$ )





For single-ended output, put a FVS.



For very high gain (100, 120 dB):

Regulated Cascode:




$$i_{out} = g_m [A(V_{in} - i_{out} R_s) - i_{out} R_s]$$

$$Gm = \frac{i_{out}}{V_{in}} = \frac{A g_m}{1 + A g_m R_s + g_m R_s} = \frac{A g_m}{1 + R_s (1 + g_m A)}$$

$Gm = A g_m$   
(Boosted transconductance)


$$R_{out} = R_s + (1+A) g_m h_o R_s \approx h_o + R_s + A g_m h_o R_s \quad [\text{very out high output resistance}]$$

Cascoded :



↳ Regulated Cascode / Gain-boosted OTA  
↳ Bandwidth ↓

3-MOS cascaded  
↳ Large space



How to implement the amplifier (opamp)?

→ Use NMOS CS topology mitigation


$$V_{DS1} = V_{GS3}$$

↳ For  $M_3$  to work,  $V_{DS1}$  should be large enough.  
Due to this,

$$V_{DS\min} \neq V_{dsat}$$


$$\Rightarrow V_{D\min} = V_{TH_3} \quad (\text{for } M_3 \text{ to work})$$

$$\Rightarrow V_{out,\min} \uparrow$$



## Mitigation:

→ Use PMOS :




→ But  $M_3$  can have very high  $V_{DS}$  and less  $V_{GS}$  (b/c  $V_b$  has to be low)


→  $M_3$  may go to triode region

→ Not a good design


→ Use folded:




→ Bandwidth will decrease.



13-11-2025





$$A_0 \left[ \frac{1}{(1+s/w_p)(1+s/w_{p_2})} \right]$$

→ Presence of a transmission zero.

$$H(s) = H_1(s) + H_2(s)$$

$$= \frac{A_0}{1+s/w_{p_1}} + \frac{A_0}{(1+s/w_{p_1})(1+s/w_{p_2})}$$

$$= \frac{A_0}{1+s/w_{p_1}} \left[ 1 + \frac{1}{1+s/w_{p_2}} \right]$$


$$= \frac{A_0}{(1+s/w_{p_1})} \cdot \frac{(1+s/w_{p_2})}{(1+s/w_{p_2})}$$

$$s_z = -2w_{p_2}$$

$$w_{p_1} \ll w_{p_2}$$

- But zero is located @  $2w_{p_2}$ .
- Anyway, if there are two paths for a signal, there will be a zero.


## 2-Stage OTA



→ High gain  
→ very good output swing.

$$Av = Av_1 \cdot Av_2$$

- Regulated-topology has very low B/W with high gain.



→ If CS is NMOS, high voltage is required.

$$A_v = g_m \cdot (\tau_{o2} \parallel \tau_{o4}) \cdot g_{m5} \cdot (\tau_{o6} \parallel \tau_{o5})$$

$$V_{out, max} = V_{DD} - V_{sd\ sat\ 5,7}$$

$$V_{out, min} = V_{ds\ sat\ 6,8}$$

$$w_{p1} = \frac{1}{R_{out1} C_1} = \frac{1}{(\tau_{o2} \parallel \tau_{o4}) C_1}$$


$$w_{p2} = \frac{1}{R_{out2} C_2} = \frac{1}{(\tau_{o5} \parallel \tau_{o6}) C_2}$$

→  $R_{out1}$  can be  $> R_{out2}$


→ Both poles are nearby (within UGF).

→ Advantage: High gain; high i/p common mode swing.

Single-ended:




~~Output to Output~~  
~~Feedback~~



→ Poor phase margin  
↳ Needs to be improved


### Miller Effect

$$\begin{aligned} Z_{in} &= \frac{Z}{1+A} \\ &= \frac{1}{sC(1+A)} \\ &= \frac{1}{sC'}, \quad C' = C(1+A) \end{aligned}$$





$$w_{p1} = \frac{1}{R_{out}, C_1}$$

$$w_{p1}' = \frac{1}{R_{out} [C_1 + (1 + g_{m5}(R_{05} || R_{05}))] C_M}$$



### Miller Compensation:







- At high frequency,  $\frac{1}{j\omega C_M} \downarrow$  ( $C_M \rightarrow$  impedance)  $\downarrow$ ,  
 $M_5 \rightarrow$  like diode-connected.

$$w_{p2} = \frac{1}{R_{out_2} (C_L + C_M)}, \quad R_{out} = (R_{05} || R_{05})$$

@ high freq.,  $R_{out_2} = 1/g_{m5} \downarrow$  ( $w_{p2} \uparrow$ )  $\rightarrow$  Bootstrapping

→ to give extremely large capacitive load,






$$s(C_M + g_m s) \cdot V_{in} = g_m V_{in} \quad (\text{Cond'n for a zero})$$

$$\Rightarrow \omega_z = \frac{g_m s}{C_M + g_m s}$$

$$(1 - s/\omega_z)$$

$$- \tan^{-1} \left( \frac{\omega}{\omega_z} \right)$$

$\therefore RHP_{\text{zero}} \rightarrow -ve \text{ phase shift}$



$\hookrightarrow$  worsen the problem  $\Rightarrow$  Unstable.

$\hookrightarrow$  solve by adding a resistor ( $R_z$ ) [LHP]

$$g_m V_{in} = \frac{V_{in}}{R_z + \frac{1}{sC_M}} \quad [\text{Current from two paths}]$$


$$\Rightarrow \frac{1}{sC_M} + R_z = \frac{1}{g_m}$$

$$\Rightarrow \frac{1}{sC_M} = \frac{1}{g_m} - R_z$$

$$\Rightarrow \omega_z = \frac{1}{C_M \left( \frac{1}{g_m} - R_z \right)}$$


case 1: ①  $\frac{1}{g_m s} = R_z$  [Zero at infinite freq.]

case 2: ②  $R_z > \frac{1}{g_m}$  [Zero becomes +ve]



- High gain, o/p swing.
- Reasonable BW, UGF

# Common Mode Feedback (CMFB)




- Generate  $V_b$  by current mirror  $\Rightarrow$  May not be accurate
- Process variation of PMOS and NMOS may not be the same.
- Sum of current from 2PMOS current sources should be same as current from NMOS source.  
 $\hookrightarrow$  May not be the case.

In reality, sources are not ideal.

$$I_P = I_N \rightarrow \text{ideal}$$

$$I_P > I_N \rightarrow V_{out} \uparrow$$



$$I_P < I_N \rightarrow V_{out} \downarrow$$




## Correction Mechanisms:

- ① Sensing  $V_{out,cm}$
  - ② Correcting either PMOS or NMOS source  
(let the other be on its own)
- Every fully differential circuit will have CMFB.  
(simulations may not have)

## Sensing CM output:



Differential-Mode Half Circuit: To see the effect on gain




$$\text{Gain} = g_{m1} (\tau_{o1} \parallel \tau_{o3} \parallel R)$$

$R \gg \tau_{o1} \parallel \tau_{o3}$  ✓ [Little drain area / real estate required]

For telescope / FC  $\rightarrow$  very bad choice

↪ either area will increase too much  
on low gain.



→ Resistors are not interfering o/p node

↪ Gain will not change.

→ Voltage drop ( $V_{out,p} - V_{GS}$ ) on both-side ⇒ No effect


Limitation: cannot handle large o/p signal.

For large voltages,  $M_2$  will go into cut-off when voltage is min.

$\hookrightarrow M_1$  has to supply both currents ( $\downarrow \uparrow$ )


$\hookrightarrow$  common-mode voltage may not be accurate.

Show the drain Nodes:



Same problem: cannot handle large o/p signal.

18-11-2025



[ $V_x$  is in phase with  $V_{bo}$  ( $\uparrow$ ), so it has to be +ve terminal of opamp]

(Required o/p CM voltage)  $I_p > V_N \Rightarrow V_{out, cm} \uparrow (V_x \uparrow)$

Solutions

$I_p \uparrow$

(PMOS gate  $\uparrow$ )




controlling PMOS current

$I_N \uparrow$

$V_b \uparrow$

Another advantage:

$V_x$  reacts to CM ac signals @  $V_P$ ; reducing the CM signals within the BW of CM FB loop.




[Some terminals for  $V_b$ ]


$$V_x \uparrow (I_p > I_N)$$

$$\text{So: } I_p \downarrow \rightarrow V_{b1} \uparrow$$

Without additional opamp:



[Transistors 9 and 10 are kept in triode]




$$V_{o,cm} \uparrow \rightarrow V_{SG9,10} \downarrow \rightarrow (R_{ong} \parallel R_{on10}) \uparrow$$

$$\begin{matrix} \downarrow \\ V_{DD'} \downarrow \\ \downarrow \\ I_P \downarrow \end{matrix}$$





Limitation: Limited o/p swing.

Two stages: Telescopic + Common Source.



## CMFB:


- ① CMFB for 1<sup>st</sup> stage + CMFB for 2<sup>nd</sup> stage. [Preferred]
- ② CMFB → same op cm @ 2<sup>nd</sup> stage o/p  
and correct 1<sup>st</sup> stage bias.



DC instability :

→ Soln: Use large capacitor

→ Diff.-wise good  
→ CM-wise bad.


PSRR

$$PSRR^+ = \frac{A_{dm}}{A_{ps}} \quad (\text{from } V_{DD})$$

→ Mainly for single-ended i/p ; very high ~~PSRR~~ for fully differential signals.

OTA:  $R_{out} \rightarrow \text{very high}$


Ideal opamp:




⇒ cannot support resistive load; capacitive load is fine.  
↳ Connect an o/p stage.

## Output Stages:


① Common Drain (CD) : Class A driven amplifier



② Class AB output stages [Push-pull amplifier]



One scheme:




## Reference Generation

↳ Voltage generation (eg., for ADC, DAC) / current generation

- ① ↳ Has to be constant across temp., process variation, power supply variation

- ② Proportional to Absolute Temperature (PTAT)




→ With temp., gain may change  
↳ adjust ref. accordingly

- ③ Complementary to Absolute Temperature (CTAT)

→ decrease with temp. (to get non-linearity, etc.)

→ ZTC → Zero Temperature Coefficient current.

→  $\alpha_1 I_{ZTC} + \alpha_2 I_{PTAT}$  → to get current of any slope



Diode : Highly sensitive to temp. (used as temp. sensor)

$$I_D = I_S \exp\left(\frac{V_D}{V_T}\right),$$

$$\text{where } V_T = \frac{KT}{q}$$

$T \uparrow \Rightarrow V_T \downarrow$  but  $I_S \uparrow \Rightarrow I_D \uparrow$

$$I_S = b T^{4+m} \exp\left(\frac{-E_g}{KT}\right)$$



$$\frac{\partial V_{BE}}{\partial T} \approx +1.5 \text{ mV/K}$$

↳ temp.-dependent voltage with constant slope.




↳ negative temp.-coefficient.

No device with ZTC

↳ Use two with opposite coefficients.

21-11-2025

$V_{BE} \rightarrow \text{CTAT}$  ( $\sim -1.5 \text{ mV/K}$ )



$$I_C = I_S \exp\left(\frac{V_{EB}}{kT}\right)$$

$$\left\{ \begin{array}{l} V_{EB_1} = V_T \ln\left(\frac{nI_0}{I_S}\right) \\ V_{EB_2} = V_T \ln\left(\frac{I_0}{I_S}\right) \end{array} \right.$$

$$\Delta V_{EB} = V_T \ln(n) = \frac{kT}{q} \ln(n) \rightarrow \text{PTAT}$$

$$\left[ \frac{k}{q} \approx 0.087 \text{ mV/K} \right]$$

$0.087 \text{ mV/K}$   
 $-1.5 \text{ mV/K}$

$$V_{ref} = \alpha_1 V_{BE} + \alpha_2 (\Delta V_{BE})$$

$$= \underbrace{\alpha_1 V_{BE}}_{-1.5 \text{ mV/K}} + \alpha_2 \frac{kT}{q} \ln(n)$$


$$\left. \begin{array}{l} V_{ref} = 0.8 + 17.2 V_T \\ \approx 1.25 \text{ V} \\ (\text{Bandgap}) \end{array} \right\}$$

$$\alpha_1 = 1$$

$$\alpha_2 \ln(n) = 17.2$$

$$\alpha_2 \ln(n) \times 0.087 \text{ mV/K} = +1.5 \text{ mV/K}$$

How to add?



$$V_{D1} = V_{EB1}$$

$$V_{D2} = V_{EB2} + IR$$

$$\text{If } V_{D1} = V_{D2}$$

$$\Rightarrow V_{EB1} = V_{EB2} + IR$$

$$\Rightarrow IR = V_{EB1} - V_{EB2}$$

$$\Rightarrow IR = \Delta V_{BE}$$

$$\therefore V_{D2} = V_{EB2} + \Delta V_{BE}$$

$$\alpha_2 \ln(n) = 17.2$$

$$[\alpha_1=1, \alpha_2=1]$$


$$\alpha_2 = 1 \Rightarrow \ln(n) = 17.2$$

$$\Rightarrow n = e^{17.2} \rightarrow \text{very large}$$

↳ Practically not implementable

Conditions: ①  $V_{D1} = V_{D2}$

② 'n' should become implementable



$$V_{out} = V_{EB_2} + \frac{V_T \ln(n)}{R_1} (R_3 + R_1)$$

$$= V_{EB_2} + V_T \left[ \ln(n) \left( 1 + \frac{R_3}{R_1} \right) \right].$$

↓                      ↓

NTC                  PTC


So, to make  $V_{out} \rightarrow ZTC$ :

$$\left( 1 + \frac{R_3}{R_1} \right) \ln(n) = 17.2$$


$$\text{Let } n = 31, \text{ then } \frac{R_3}{R_1} = 4.$$


$$V_{ref} = \frac{E_g}{q} + (4+m) V_T \quad \xrightarrow{\text{Band gap references (BGR)}}$$

PTAT source:



Also, we may add PTC and NTC current.





$$I_{d_3} = I_{c_1} + \frac{V_{EB1}}{R_2}$$

$$I_{d_4} = I_{c_2} + \frac{V_{EB1}}{R_3}$$

If  $R_2 = R_3 \Rightarrow I_{c_1} = I_{c_2}$

$$\Rightarrow V_{EB1} = V_{EB2} + I_{c_2} R_1$$

$$\Rightarrow I_{c_2} R_1 = V_T \ln(n)$$

$$\therefore I_{d_3} = \frac{V_T \ln(n)}{R_1} + \frac{V_{EB1}}{R_3}$$

$$V_{out} = R_4 \left( \frac{V_T \ln(n)}{R_1} + \frac{V_{EB1}}{R_3} \right)$$


$$= \left( \frac{R_4}{R_3} \right) \left( \frac{R_3}{R_1} V_T \ln(n) + V_{EB1} \right)$$

can control  
voltage ( $R_4$ )  
here

$$\frac{R_4}{R_3} \ln(n) V_T = 17.2 V_T$$

→ Bimber  
circuit


## Startup Problem:



If node ① reaches  $V_{DD}$ , it will stop the complete circuit and even opamp won't be able to connect the loop.


↪ Put a switch at ① to pull down it to ground for a moment then opamp will take care of it.

## Self-Biased 5-OTA



↪ Prevents the circuit from oscillation (to slow down)

## Constant gm-biasing:



$$V_{GS1} = V_{GS2} + I_D R$$


$$\left(\frac{W}{L}\right)_2 = K \left(\frac{W}{L}\right)_N$$

$$I_D = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right)_N (V_a - I_D R - V_{FN})^2$$


$$= \frac{2}{\mu_n C_{ox} \left(\frac{W}{L}\right)_N} \frac{1}{R^2} \left(1 - \frac{1}{\sqrt{K}}\right)^2$$

$$\therefore g_m = \frac{2}{R} \left(1 - \frac{1}{\sqrt{K}}\right) \rightarrow g_m \text{ controlled by } R.$$

## Offset




— Offset is usually b/c of random mismatch during fabrication.



$$V_{out} = \frac{A}{1+A} V_{in}$$

$$V_{out}' = \frac{A}{1+A} (V_{in} + V_{os})$$



If  $g_{m1} \neq g_{m2}$   
 $R_{D1} \neq R_{D2}$   
 $\Rightarrow I_{D1} \neq I_{D2}$ ,  
 $V_{o1} \neq V_{o2}$   
 $\hookrightarrow$  Offset

To make  $V_d = 0$

$$\Rightarrow V_{o1} = V_{o2}$$

$$\Rightarrow V_{DD} - I_{D1} R_{D1} = V_{DD} - I_{D2} R_{D2}$$

$$\Rightarrow I_{D1} R_{D1} = I_{D2} R_{D2}$$

$\hookrightarrow$  Apply differential signals

$$\sigma_{V_{th}} = \frac{A}{\sqrt{WL}}$$

Offset variation:

