
Pavity is a common evvor detection mechanism used in data transmission. If a world contains on even no of 1's, the pavity bit is 1. If the world has an odd no of 1's, the pavity bit is 0. Levive the minimized of for a pavity bit generator, where every world contains 6 bits. Use. a 6 variable k-map for the minimization solvi


DE	F					
ABC	000	001	011	O VO	1100	1110
000	0	1	0	0	0	0
001	1	0	1	0	1	0
011	0	1	0	1	0	to my free
010	1	0	1	0	1	0
1104	0	1,	0	1	0	1
111000	1	0	$I_{\rm con}$	0	1	0 13
			- /			

: P = (A 0 B 0 CO DO E O F)

DA Draw a block diagram of a 16-bit ripple-carry adder those much time does the ripple-carry adder take to complete one addition? If every XOR gate has a propagation delay of lops, and every AND or OR gate has a p.d. of 4 ps.




Ful Adder Circuit Impelementation:




Time taken to complete one addition

B) Construct a 8 bit carry look ahead adder and find the pd, for the adder to complete one addition.



Si= Pi & Ci CIHI= Gi+ PiCi, where Pi= Ai BBi, Gi= Ai Bi



This can be extended to get 8-bit cavey look ahead adder. Psupagation delay to complete one addition (worst case)

= (troxor elderson) + (tpo AND GOODE OR (PDOR) (GEORGEORGE) Assuming Getes can take more = (10 400) + 900 (8) than 2 mouts = 2000 Apr 700 42 p3

3 Design a combinational circuit that generates the 9's complement of a BCD digit.

Soln: 9's complement: It is calculated by subtreading each digit of the

Eg. For 1423, 9'8 complement 18-9999-1423=8576.

Truth table:

-	1	
	A.B C D	: a .b. c d
0	0 0 0 0	1 - 10 0. 1-
t	0001	1 0 0 0
2	00010	0 1 1 1
3	00 1.1-	0 110
4	0 1 0 0	0 101
5	0 1 01	0 1 00
6	0 1 1 10	-0011
7	0 1 1 1	6010
8 1	1 0-00	0 0 0 1
9	1 0 0 1	0 0 0 0

K-MAP: Rest (10-15) are don't come!

fora:	cD			1.7	7
AB	00	01	tt	to	,
AB \	1	1	0	02	
01	0	DS	0	0	
ù	X	X	X	X	
10	08	0	×	X	

Forc:

	1		^		
AB	D 00	01	n	10	
00	0	0	1	1	
01	0	b	1	1	
"	X	×	X	X	
10	0	D	×	X	


Forb:				-
AB	D 00	01	111	10
00	. 0	D	1	1
101	ſ	T	0	0
η	X	X	X	X
10	0	0	×	*
Ford!	D,0	01	1 (1	10
. 00	1	0	0	ST.
0.1	. 1	0	0	1
. 1)	X	×	×	X
10	1	0	×	x

a = A'B'C' b = BC' + B'C = 78 D C c = C d = D'

d= D'

5

Circuit:



(a) Give the Boolean expression for the following purblem definition.

(b) The company store well should be unlocked only when Mr. Bell is in the office and only when the company is open for business and only when the security guard is present. Design and error detected (giving alarm sound) too the above burblem if the alarm is unlocked for invalid conditions.

Som: The alarm is solocked when { (Mr. Bell in office} AND { company is open} AND { security is present }.

Touth Table:

Mr. Bellin	Mu. Dellin	Company	Security present	Sufficient for condition for company well to open
ő	õ	0	î	•00
0	0	9	0	1 0
0	0	1	1	0
0	1	0	0	On the side
0	1	0	1	O to rank 1.10
0	1	1	0	D
0	1	1	1	• i unittad
1	0	0	6	0
1	0	0	1	0
Ţ	0	1	"	0
I	6	1	I	U

Circuit:

Mr. Bell in office

Now. Dell in office

Company open

Security present

Company well

open

Gonsider the design of a light for the staircase of a house. The light should be controlled when from both the bottom and the top of the staircase. The rule to be followed is that switching either switch should change the state of light, ie, if the light was so on it goes off, if it was off it goes on, when either switch is switched. Develop a touth table for this function.

Some of both switches are off light is OFF.
If either the switch is on, light is on.
If both the switches are on, light is OFF.

TOP switch	BOTTOM switch	light state
0	0	0
0		14
1	0	* 1
1	" 1	0

This is XOR Gate.

Top switch _____light Bottom switch

6 Simplify the following using Tabulation method and karnaugh method \mathcal{D} F(A, B, C, D, E) = \mathbb{Z} (0, 1, 5) & 11, (2, 14, 16, 20, 21, 25, 27, 28, 30, 31) with don't care turns (2,7, 13, 22, 23).

1	with don't care	torms (2	,1,13,26,63).	
Sans'	(- Duccelloit 11	ethod:		
-	ABCDE		ABCDE	ABCDE
0	00000	0,1	0000 —	8 40 5 1 33
Ì	00001	0,2	000-0	
8	00010	0.8	0-000	
16	100001	0,16	-0000	
		1,5	00 _ 01	
5	00101	8,12	81 _ 00	4.4
2	011001	16,20	10_00	
20	101001			144
7	001111	5.7	001 -1	113
	/	5,13	00_101	T The point
B	0 1011	5,21	_0101 \	1977
3	01101	12,13	0110-	
4	01110	12,14	011 - 0	118
1	10101/	12,28	- 11 00 V	
22	101100	20,21	1010-1	5,21,7,23 -01-1
5	11001	20,22	101-0/	12,28,14,30 _ 11 _ 0
7	15111/	20,28	1-100	20,21,22,23 101
3	10111	2		20,28,22,30 1-1-05
7	11011	7,234	-0111	12,14,28,30 1-1-0
0	11110	22, 23	1011-	
1	11111	25,27	110_1	22,23,30,31 1-11-
		11,27	-1011	22,30,23,31 1-11-
		14,30	_1110 /	
	4 1 1 1	22,30	1-110	CONTRACTOR FIRSTANTA
		28,30	111-01	
		23,31	1-111	
		27,31	11-11	
		30,31	1111-/	

 $F = \overline{AB}\overline{C}\overline{D} + \overline{AB}\overline{C}\overline{E} + \overline{AC}\overline{D}\overline{E} + \overline{BC}\overline{D}\overline{E} + \overline{AB}\overline{D}\overline{E} + \overline{AB}\overline{D$

$+\overline{ABCE} + \overline{ACDE} + \overline{ABCD} + AB\overline{CE} + (25,27)$ $+\overline{BCE} + BC\overline{E} + A\overline{BC} + AC\overline{E} + (5,27,23)$ $+\overline{BCE} + BC\overline{E} + A\overline{BC} + AC\overline{E} + (5,27,23)$ $+\overline{BCE} + BC\overline{E} + A\overline{BC} + AC\overline{E} + (5,27,23)$	(12,14,28,30)	
+ A C.D (22,23.30,31)		. + y

(2.	7220,5.7				0.00	
Optimal		5 8 11	12 14	16 2	20 21 25	5 27 28 30 31
ABCD	* ×			-		0.0
ABCE	×		1			
ACDE	×	×	(4)			
BCDE	×			×-		
ABDE	×			v V	1 -	
ABDE -		×	-×	1 4		
ABDE				- ×	× 21.3	1-13/18/2
ABCE		×		Ι,		V11010 4
ACDE		×				11110
ABCD			×		3 × ×	1 - 1 - 1 - 1
ABTE					*	X
BODE		*		-	12.22	×
ABDE			•			X III X
BCE -	1 1					1141
BCE	-	- ×			CHIL	1 1 1
ABC					X ex .	1111
ACE					X	× ×
BCE	-					
AD	,			- 11	- 11	*
			1	_	_	TCE + ACO

: F= ABCD+ ABDE+ ABDE + ABCE+ BEDE+ BCE+ BCE+ AD

Karnaugh Method:

BC PE

60

01


11

10

A = 0

X

0



F= ABCD+BCE+BCDE+ABC +ACD + BCD+ABDE+BCDE+ABCE


0

0

İ

The Simplify the function using POS $F(A,B,C,D) = \prod (1,3,5,7,13,15)$.

Soln:



(pas → Maxturms → 0.)

$$F = \overline{AD} + BD$$

$$F = \overline{F} = \overline{AD} + \overline{BD}$$

$$= (\overline{AD}) \cdot (\overline{BD})$$

$$= (A + \overline{D}) \cdot (\overline{B} + \overline{D})$$

18 Using Boolean Properties, reduce the following expressions.

$$\begin{array}{ll}
\text{(1)} & \chi(y+w'x) + \omega \chi y \\
&= \chi y + \chi \omega x + \omega \chi z \\
&= \chi y + \chi x (w'+w) \\
&= \chi y + \chi x (w'+w) = True \\
&= \chi (y+x)
\end{array}$$

(1) $F = x'y' \neq x' + x'y' \neq x' + x'y \neq x'$

= xy'Z'+Z.

Deduce the following $f^n = F_3 = F_1 + F_2$ as a possible of maximum where $F_1(A,B,C,D) = \Pi(1,3,5,11,15)$ $F_2(A,B,C,D) = \Pi(1,3,5,7,89,11)$.

=TT(1,3,5,11) -> maxicums common to F1 & F2. F= F1+F2 Siln'

	,			
AB CO	00	10	[11]	10
σο	°	1	1 3	0
	4	Tea lagrand		
01	0	41	0	0
11	0 12	13	15	14
		0	0	0
10	0	0	111	0
-				

F= ACD+ BCD

(1) Islaw a block diagram of a 16-bit ripple-carry adder. How much time does the supplef-covery adder take to complete one addition? Every XOR gate has a propagation delay of 12 ps, and every AND or or gate has a propagation delay of 6 ps. Quaw the block diagrams of 8 bit covery ahead adder and obtain how much time does the odder take to complete one addition if the delay

of the gates as mentioned above.

Dr. Block diagrams are already shown in Q. 2.

Time taken by supple-carry addition to complete one addition = (tpoor + tpo AND) + 16x (+ poor + tpo AND)

$$= 12 + 16 \times 12$$

= 204 p8.

Time taken by cavery work ahead added to complete one addition = (tpp xor) + (tpp and or topor) x 8

Two decimal no.s, both b/w o and 99, need to be added to each other. Design a logic circuit that performs a BCD additioner of these two no.s. Use block diagrams for adders and other components that you need, use any combinational logic gates that you require.

