Digital Electronics Verilog Lab 3

Submitted By:

Saurabh Kumar SC ID: SC22B146

Course: DIGITAL ELECTRONICS AND VLSI DESIGN LAB (AV232)

LAB SHEET

 $\textbf{Question No. 1} \ \text{Make an one bit comparator circuit through HDL}$

Sol: Boolean expression should be:


To check if (A=B): Y = (A and B) or (not A and not B) = A xnor B

To check if (A>B): Y = A and (not B)
To check if (A<B): Y = (not A) and B

Code:

module comparator(
input A,B,
output Yequal, Ygreater, Ylesser);
assign Yequal = (A&B)|((~A)&(~B)); //A=B
assign Ygreater = A&(~B); //A>B
assign Ylesser = (~A)&B; //A<B
endmodule


Schematic:



Simulation:



Synthesis:



Question No. 2 Make an 4 bit Ripple Carry Adder circuit by module Instantiation technique.

[Hint: Make one full adder circuit and then instantiate (call) it for four times.]

Sol: The **boolean** expression for Full Adder:

Sum = A xor B xor Cin Cout = (A and B) or (B and Cin) or (Cin and A)


Code:

```
module fullAdder(Sum,Cout,A,B,Cin);
input A,B,Cin;
output Sum,Cout;
assign Sum = A^B^Cin;
assign Cout = (A&B) | (B&Cin) | (Cin&A);
endmodule


module rippleCarryAddder_4bit(
input A0,A1,A2,A3,B0,B1,B2,B3,
input Cin,
output Sum0,Sum1,Sum2,Sum3,
output Cout);
wire C1,C2,C3;
```


//Instantiate four 1-bit full adders fullAdder f0(Sum0,C1,A0,B0,Cin); fullAdder f1(Sum1,C2,A1,B1,C1);

Schematic:




Simulation:





Synthesis:



Question No. 3 Make an SR Latch.


[Hint: Latch is level sensitive not an edge sensitive] **Sol:** SR Latch truth table using NAND Gates:

S	R	Q(t+1)	Q'(t+1)
1	1	Q(t)	Q'(t)
0	1	1	0
1	0	0	1
0	0	Undetermined	Undetermined


Code:

```
module srLatch(
  input S, R, prevState,
  output reg nextState, not_nextState);
always@(*)
begin
  if(S==1'b1 & R==1'b1)
    begin
    nextState = prevState;
    not_nextState = ~prevState;
    end
  else if(S==1'b0 & R==1'b1)
    begin
    nextState = 1'b1;
    not_nextState = 1'b0;
    end
  else
    begin
    nextState = 1'b0;
    not_nextState = 1'b1;
    end
  end
endmodule
```


Schematic:



Simulation:







ASSIGNMENT

```
Question No. 1 Make one 3:1 MUX by using 2:1 MUX. Sol: Code:
```

```
module MUX2_1(F,I0,I1,S);
    input I0,I1,S;
    output F;
    assign F = ((~S)&I0) | (S&I1);
endmodule

module MUX3_1(A0,A1,A2,S0,S1,Y);
    input A0,A1,A2,S0,S1;
    output Y;
    wire Y1;

MUX2_1 m1(Y1,A0,A1,S0);
    MUX2_1 m2(Y,Y1,A3,S1);
endmodule
```


Schematic and Boolean Expression:

Verilog Lab Assignment 3


D Make one 3:1 Mux by using 2:1 Mux


Soln:

2:1 MUX:



3:1 MUX:






N. 1116 - 13	SI	S	F
	0	0	A _o
	0	i	AL
	1	0	A
	1	1	Az

Question No. 2 Make 4 bit Carry Look Ahead (CLA) Adder circuit using HDL **Sol: Code:**

```
module CLA(
  input A0,B0,A1,B1,A2,B2,A3,B3,Cin,
  output S0,S1,S2,S3,Cout
  wire P0,P1,P2,P3;
  wire G0,G1,G2,G3;
  wire C1,C2,C3;
  assign P0 = A0^B0;
  assign P1 = A1^B1;
  assign P2 = A2^B2;
  assign P3 = A3^B3;
  assign G0 = A0\&B0;
  assign G1 = A1\&B1;
  assign G2 = A2\&B2;
  assign G3 = A3&B3;
  assign C1 = G0/(P0\&Cin);
  assign C2 = G1/(P1\& (G0/(P0\&Cin)));
  assign\ C3 = G2/(P2\&\ (G1/(P1\&(G0/(P0\&Cin))))\ );
  assign\ Cout = G3/(P3\&\ (G2/(P2\&\ (G1/(P1\&(G0/(P0\&Cin))))))));
  assign SO = PO^Cin;
  assign S1 = P1^C1;
  assign S2 = P2^{C2};
  assign S3 = P3^C3;
endmodule
```

Boolean Expression and Diagram:

Covery took ahead adder: $S_i = P_i \oplus C_i$ $G_{i+} = G_{i+} + P_i C_i$ $C_0 = C_0$ $C_1 = G_{10} + P_0 C_0$ $G_1 = G_{10} + P_0 C_0$ $G_2 = G_{11} + P_1 C_1$ $G_3 = G_{12} + P_2 G_1$ $G_4 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$



Schematic:

