


CMOS Fabrication Assignment Using Twin Well Technology


Twin-well Technology: Allows both n-channel MOS (NMOS) and p-channel MOS (PMOS) devices to be fabricated on the same substrate by using both n-well and p-well regions.

Fabrication:



Step-①: Substrate preparation: Take p-type Si wafer.



Step-②: Form SiO_2 layer by dry oxidation




Equipment:




Step-③: Patterning SiO_2 layer

③.1 Photolithography: ① Apply positive photoresist on SiO_2 and do spin-coating.



- ① Align the photomask.
- ② Expose the photoresist to UV light through the mask.
- ④ Dissolve exposed PR in developer.




~~Developer~~
Exposure
+
Development



3.2 Etching: Wet etching using HF \rightarrow selective etching of SiO_2 .




Result:





③ Stripping: Remove PR using $\text{H}_2\text{SO}_4 + \text{H}_2\text{O}_2$ solution.

Result:



Step ④: Deposit Si_3N_4 layer over SiO_2 using dry oxidation (Hard Mask).

\rightarrow Oxidation barrier to selectively grow oxide elsewhere later (700-800°C)



[Low-Pressure Chemical Vapour ~~deposition~~ deposition]

Step ⑤: Patterning Si_3N_4 for n-well region.


\rightarrow Open windows to implant n-well.

① Photolithography: ④ Apply the photoresist.


⑤ Align the photomask.

⑥ Expose it to UV light.


⑦ Develop the PR.




Exposure + Development




③
 (i) Etching: Use wet-etching by H_3PO_4 to etch Si_3N_4 selectively.




(ii) Stripping using $H_2SO_4 + H_2O_2$ solution..





Step 6: Form N-well by Ion implantation.




Post-implantation
 Annealing: $900-1000^\circ C$
 \rightarrow To ensure crystallinity.





Step 7: Grow thick oxide by wet-oxidation.



N-well expands further due to high temperature.





step-⑧: Si_3N_4 etching \rightarrow using F^* recipe





step-⑨: SiO_2 etching (wet)

Result:



step-⑩: SiO_2 (50 nm) deposition \rightarrow Dry Oxidation




step-⑪: Pattern SiO_2 layer



Photolithography: PR \rightarrow Mask \rightarrow Exposure \rightarrow Development

Etching
↓
stripping

Result:



step-⑫: Si_3N_4 deposition



Step-③: Pattern Si_3N_4 layer


Photolithography: PR → Mask → Exposure → Development

↓
Etching



↓
stripping

Mask

Result:




Step-④: Grow oxide all over by wet oxidation






Step-⑤: $\text{Si}_3\text{N}_4 + \text{SiO}_2$ etching



Using special photoresist to remove SiO_2 using CF_4 recipe,
and F^* recipe to remove Si_3N_4 .



Recipe for SiO_2 :




Recipe for Si_3N_4 :





- ↳ To save one-side MOS using photoresist.
- ↳ No developer or mask required.
- ↳ Remove PR using acetone.


Result:



Step-16: Deposit 100nm SiO_2 by dry oxidation




Step-17: Deposit polysilicon




Step-18: Pattern poly Si.

- ① Photolithography
- ② Apply positive PR





- ③ Align the photomask
- ④ expose it to uv light.
- ⑤ Development.

Result:




(ii) Etching



(iii) Stripping: Use $H_2O_2 + H_2SO_4$ solution to remove the PR.


Result:




step-19: Halo / Tilted Implantation \rightarrow Using Boron (NMOS side)

\hookrightarrow Use spin-coat, PR to protect PMOS side. Then expose and develop.


\hookrightarrow Implant B NMOS side with some tilt angle.



Do the same from opposite direction.




Remove the PR using O_2 plasma ashing.



step-20: Repeat halo-implantation PMOS side with As.


Result :




step-21: shallow doping

↳ Use very low diffusivity dopants (Sb for NMOS, Ni for PMOS) for very thin film implantation.

↳ Mask the other side PR.








→ Annealing will further make n+ bulgy, so make it thin for now.

Remove the PR mask by ashing.
Repeat the process for PMOS side.

Result:




step-②: SiO_2 deposition




Step 23: Anisotropic Argon Etching

- Using 13.56 MHz frequency of charging polarity and 5-10 kV of operating voltage to etch SiO_2 using Ar^+ (heavy nucleus; less mobile), which bombards SiO_2 and etches it.

Setup:




Result: Etches only the direct surface.




Step 24: Deep Implantation

- Mask the other side (PMOS) using PR mask.
- Implant with As for NMOS, Sb for PMOS.
- Remove PR using ashing.




Now, repeat it on PMOS side with Sb.

Result:



Step - (25): Metal Deposition and Lift off

- (i) Spincoat PR everywhere.
- (ii) Align photomask
- (iii) Expose + Develop to get PR pattern.
- (iv) Deposit metal everywhere.
- (v) Use ~~acetone~~ acetone to remove PR and lift off the metal on top of it. Metal remains in the region where there was ~~no~~ PR.



Final structure :

