

1

2


3

4

Four (4) Layers
Dimensions: 90mm x 90mm
Thickness: 1.53mm
Material: PP-006; Core-009
All layers are unmirrored - should be able to "see straight through"
Scoring: Yes

Finished Thickness: 1.53mm
Surface Finish: ENIG
Gold Fingers: Yes
Outer Layer Finish Copper: 1oz
Inner Copper: 0.5oz
Number of Holes Per Board: 547
Minimum Hole size: 0.20mm
Minimum Trace (Outer layer): 5mil
Minimum Space (Outer layer): 5mil
Minimum Trace (Inner layer): None (no Trace)
Minimum Space (Inner layer): None (no Trace)
Solder Mask: Yes
Solder Mask Sides: Top and Bottom
Solder Mask Color: Green
Solder Mask Type: LPI
Solder Mask Finish: Standard (Semi-Gloss)
Silk Screen: Yes
Logo Allowed: Silk Screen
Silk Screen Sides: Top and bottom
Silk Screen Color: N/A
Internal Slots: No
Counter Sink: No
Counter Bore: No
Edge Plating: No
Route and Retain: N/A
Scoring: N/A
Controlled Impedance: No
Controlled Dielectric: No
Thru-Hole Via in Pad: No
Thickness Tolerance: +/-10%
UL Marking Required: No
Rohs Marking: No
ITAR?: No


Layer Stack Legend



Material	Layer	Thickness	Dielectric Material	Type	Gerber
Surface Material	Top Overlay			Legend	GTO
Surface Material	Top Solder	0.03mm	Solder Resist	Solder Mask	GTS
Copper	Top Layer	0.04mm		Signal	GTL
Prepreg		0.33mm	PP-006	Dielectric	
CF-004	GroundPlane	0.02mm		Signal	G1
Core		0.71mm	Core-009	Dielectric	
CF-004	PowerPlane	0.02mm		Signal	G2
Prepreg		0.33mm	PP-006	Dielectric	
Copper	Bottom Layer	0.04mm		Signal	GBL
Surface Material	Bottom Solder	0.03mm	Solder Resist	Solder Mask	GBS
Surface Material	Bottom Overlay			Legend	GBO

Total thickness: 1.53mm


View from Top side (Scale 1:1)




Drill Table


Symbol	Count	Hole Size	Plated	Hole Tolerance
⊗	7	0.20mm	Plated	
⊕	462	0.20mm	Plated	
⊗	32	0.25mm	Plated	
⊗	2	0.32mm	Plated	
⊗	2	0.65mm	Plated	
⊙	2	0.69mm	Plated	
⊕	2	0.70mm	Plated	
⊗	6	0.75mm	Plated	
▽	10	0.89mm	Plated	
○	2	0.90mm	Non-Plated	
□	11	1.02mm	Plated	
◇	6	1.10mm	Plated	
A	3	3.60mm	Non-Plated	
	547 Total			

Drill Drawing View (Scale 1:1)



Top Overlay (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			
Desc:			
Size:Letter	Auth: Saurabh P, Binh N	Proj:ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			www.seas.upenn.edu
=Date: '+CurrentDate+' '+CurrentTime'			Electrical and Systems Engineering
=File: '+DocumentFullPathAndName			


A

B

C

D

Top Solder (Scale 1:1)



Title: **StarterBoardFabrication.PCBDwf**

Desc:

Size: Letter

Auth: Saurabh P, Binh N

Proj: ESE5160_Circuit_Crusaders.PjPcb

=VCS: '+VersionControl_ProjFolderRevNumber

=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationDocBuildDocNumber12

=File: '+DocumentFullPathAndName





Penn Engineering
UNIVERSITY of PENNSYLVANIA

www.seas.upenn.edu


Electrical and Systems Engineering


Top Paste (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			 Penn Engineering UNIVERSITY of PENNSYLVANIA www.seas.upenn.edu Electrical and Systems Engineering
Desc:			
Size:Letter	Auth: Saurabh P, Binh N	Proj:ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			
=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationBuildNumber12			
=File: '+DocumentFullPathAndName			

Top Layer (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			 Penn Engineering UNIVERSITY of PENNSYLVANIA www.seas.upenn.edu Electrical and Systems Engineering
Desc:			
Size Letter	Auth: Saurabh P, Binh N	Proj: ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			
=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationDocBuildNumber12			
=File: '+DocumentFullPathAndName			

A

B

C

D

1

1

2

2


3


3

4

4

GroundPlane (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			 Penn Engineering UNIVERSITY of PENNSYLVANIA
Desc:			
Size:Letter	Auth: Saurabh P, Binh N	Proj:ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			www.seas.upenn.edu
=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationDocBuildNumber12			Electrical and Systems Engineering
=File: '+DocumentFullPathAndName			

A

B

C

D

A

B

C

D

1

1

2

2


3


3

4

4

PowerPlane (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			 Penn Engineering UNIVERSITY of PENNSYLVANIA www.seas.upenn.edu Electrical and Systems Engineering
Desc:			
Size:Letter	Auth: Saurabh P, Binh N	Proj:ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			
=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationBuildNumber12			
=File: '+DocumentFullPathAndName			

A

B

C

D

A

B

C

D

1

1

2

2


3

3

4

4

Bottom Layer (Scale 1:1)



Title: **StarterBoardFabrication.PCBDwf**

Desc:

Size: Letter Auth: Saurabh P, Binh N Proj: ESE5160_Circuit_Crusaders.PjPcb

=VCS: '+VersionControl_ProjFolderRevNumber

=Date: '+CurrentDate+' '+CurrentTime+' '+ApplicationName'+BuildNumber12

=File: '+DocumentFullPathAndName



Penn Engineering
UNIVERSITY of PENNSYLVANIA

www.seas.upenn.edu

Electrical and Systems Engineering

A

B

C

D

A

B

C

D

1

1

2

2


3


3

4

4

Bottom Paste (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf			 Penn Engineering UNIVERSITY of PENNSYLVANIA www.seas.upenn.edu Electrical and Systems Engineering
Desc:			
Size: Letter	Auth: Saurabh P, Binh N	Proj: ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			
=Date: '+CurrentDate+' '+CurrentDate+' '+ApplicationName'			
=File: '+DocumentFullPathAndName			

A

B

C

D

A

B

C

D

1

1

2

2


3

3

4

4

Bottom Solder (Scale 1:1)



Title: StarterBoardFabrication.PCBDwf		
Desc:		
Size: Letter	Auth: Saurabh P, Binh N	Proj: ESE5160_Circuit_Crusaders.PjPcb
=VCS: '+VersionControl_ProjFolderRevNumber		
=Date: '+CurrentDate+' '+CurrentTime+' '+ApplicationDoBuildDocumentNumber12		
=File: '+DocumentFullPathAndName		



Penn Engineering
UNIVERSITY of PENNSYLVANIA

www.seas.upenn.edu
Electrical and Systems Engineering


A

B

C

D

Bottom Overlay (Scale 1:1)



Title: **StarterBoardFabrication.PCBDwf**

Desc:

Size: Letter

Auth: Saurabh P, Binh N

Proj: ESE5160_Circuit_Crusaders.PjPcb

=VCS: '+VersionControl_ProjFolderRevNumber

=Date: '+CurrentDate+' '+CurrentTime'

=File: '+DocumentFullPathAndName

DocBuildNumber12




www.seas.upenn.edu
Electrical and Systems Engineering

Notes (Unless otherwise specified):


NOTES:

1. THIS ITEM IS ELECTROSTATIC SENSITIVE AND SHALL BE HANDLED ACCORDINGLY


Realistic View




View from Top side (Scale 1:2)



View from Right side (Scale 1:2)



View from Bottom side (Scale 1:2)



Title: **StarterBoardAssembly.PCBDwf**

Desc:

Size: Letter



Auth: Saurabh P, Binh N


Proj: ESE5160_Circuit_Crusaders.PjtPcb

=VCS: '+VersionControl_ProjFolderRevNumber

=Date: '+CurrentDate+' '+CurrentTime'

=File: '+DocumentFullPathAndName



Title: StarterBoardAssembly.PCBDwf			
Desc:			
Size:Letter	Auth: Saurabh P, Binh N	Proj:ESE5160_Circuit_Crusaders.PjPcb	
=VCS: '+VersionControl_ProjFolderRevNumber			
=Date: '+CurrentDate+' '+CurrentTime+' '+ApplicationDoBuildNumber2			
=File: '+DocumentFullPathAndName			www.seas.upenn.edu Electrical and Systems Engineering