Weight Reuse for LSTM networks

LSTM Equations

$$\tilde{c}^{} = tanh(W_{x_c}x^{} + W_{h_c}h^{} + b_c)$$

$$u^{} = \sigma(W_{x_u}x^{} + W_{h_u}h^{} + b_u)$$

$$f^{} = \sigma(W_{x_f}x^{} + W_{h_f}h^{} + b_f)$$

$$o^{} = \sigma(W_{x_o}x^{} + W_{h_o}h^{} + b_o)$$
Gates

LSTM Equations

$$\tilde{c}^{} = tanh(W_{x_c}x^{} + W_{h_c}h^{} + b_c)$$

$$u^{} = \sigma(W_{x_u}x^{} + W_{h_u}h^{} + b_u)$$


$$f^{} = \sigma(W_{x_f}x^{} + W_{h_f}h^{} + b_f)$$


$$o^{} = \sigma(W_{x_o}x^{} + W_{h_o}h^{} + b_o)$$


$$c^{} = (u^{} \odot \tilde{c}^{} + f^{} \odot \tilde{c}^{})$$
$$h^{} = tanh(o^{} \odot c^{})$$


Gates (Matrix-Vector Mult)


Update (Vector-Vector Mult


















Off-Chip Memory Access

- W_h matrices are re-used at each time step.
- W_h is a square matrix of size 128x128x2 (=32KB), 256x256x2 (=128KB), or 512x512x2(=512KB).
- Dependencies $H^{< t+1>} \rightarrow H^{< t+1>} \rightarrow H^{< t+2>}$ limits the data reuse
- Due to limited on-chip memory , all 4 W_h matrices need to be accessed from off-chip memory at each <t>.
 - Large volume of off-chip memory access.
 - High Energy consumption and
 - Latency.

Previous Work

- J. Park, W. Yi, D. Ahn, J. Kung and J. -J. Kim, "Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators," 2019, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
- Z. Que et al., "Efficient Weight Reuse for Large LSTMs," 2019, ASAP.
- Naebeom Park, Yulhwa Kim, Daehyun Ahn, Taesu Kim, and Jae-Joon Kim. 2020. "Time-step interleaved weight reuse for LSTM neural network computing". ISLPED '2020.

W



 $H^{< t>}$

 h_{1}^{t} h_{2}^{t} h_{3}^{t} h_{4}^{t} h_{5}^{t}

 $H^{< t+1>}$

 h_1^{t+1}

 h_2^{t+1}

 h_3^{t+1}

 h_4^{t+1}

 h_5^{t+1}

 $H^{< t+2>}$


 h_1^{t+2}


 h_2^{t+2}


 h_3^{t+2}


 h_4^{t+2}


 h_5^{t+2}








































































Comparison

Previous Work

 Require 79% of Weight Matrix Size storage to get 50% data reuse



 Data reuse depends on on-chip storage size.

Proposed Approach

• With minimal storage (bytes) achieves 50% data reuse.

- Data reuse is independent of on-chip storage size.
- If storage is available then approach is applied to remaining $(W_h\text{-M})$ size for reuse.