# **VLSI DESIGN LAB. ASSIGNMENT -6**

# **SAURAV GUPTA**

**ROLL No. - 153070046** 

**Dept.- Electrical Engineering** 

**Specialisation – Microelectronics (TA)** 

Batch - 2015-17

**Teacher concerned - VIRENDRA SINGH** 

#### **Problem Statement:**

We want to design a data compression circuit using run length encoding. It replaces continuously repeated occurrences of a byte by a repeat count and the byte value. The circuit receives a fresh byte at every positive transition of an externally supplied clock. We shall use the ESC character (code = 1BH) to signal the use of a repeat count. Therefore, if the ESC character itself appears in the input stream, it has to be handled in a special way. The output is byte wide and every data byte being output is signalled by a rising transition on a Data Valid line.

- If any character 'c' repeats n times in the input stream with n > 2, we output the three byte sequence ESC n c.
- If n ESC characters arrive contiguously in the input stream, we output the 3 byte sequence ESC n ESC, where n can be from 1 to 255.
- Otherwise, we just output the received characters without any change.
- If the repeat count is more than 255, we handle the first 255 characters as above and treat the 256th occurrence on wards as if a new character has been received.

Write a synthesizable behavioural description of the above circuit in Verilog. The external system provides a 'fast clock' and a 'data clock' which is at ¼ the frequency of fast clock. Fresh data is input/output at rising edge of 'data clock'. Since the output data rate may be less or more than the data rate over short periods, provision must be made for buffering the data and providing a 'data valid' (Data Valid line.) output which becomes 1 in a clock signal in which valid data is being output.

A single entity---architecture pair or module is to be described, in synthesizable behavioural style. No component instantiation is permitted. Standard Logic arithmetic libraries can be used and integer type signals are considered synthesizable. A clear block diagram must accompany the description in your report.

#### Sol:

Data is received at every data clock. Since fast clock is 4 times faster than data clock we have to take necessary decision and be ready with the output (if required) at every fourth fast clock.

#### **FSM of Run Length Encoding**




fig.1 FSM of RLE

### **VERILOG CODE:**

## **Run Length Encoding**

```
module
RLE (Data In, Enable, fast clock, data clock, start, Data out, Data valid);
     input [7:0] Data In;
     input Enable;
     input fast clock;
     input data clock;
     input start;
     output reg [7:0] Data out;
     output reg Data valid;
     reg [39:0] Data buffer=40'h0000000000;
     reg Data push;
     reg [7:0] prev Data, prev prev Data;
     reg [7:0] count=8'h00, count temp;
     reg countgt2, counteq255, Data eq Prev, Data buffer2, Data buffern;
     parameter ESC = 8'h1B;
     parameter IDLE=0, Rdy=1, count increment =2,
output prev data with count=3, output Buffer data without count=4,
output Buffer data without count1=5, clear_count=6, Dummy=7;
     reg[2:0] state signal=0, next state var;
     always @(posedge data clock)
     begin
           if(start==1'b1)
                 Data eq Prev=1'b1;
           else if(Data In==prev Data)
                 Data eq Prev=1'b1;
           else
                 Data eq Prev=1'b0;
     end
     always @(posedge data clock)
     begin
           if(count==8'hFF)
                 counteq255 = 1'b1;
           else
                 counteq255= 1'b0;
     end
     always
@(Enable, Data eq Prev, state signal, countgt2, counteq255, prev prev Data,
count)
     begin
     if (Enable==1'b1) begin
```

```
case(state signal)
            IDLE: begin
                       next state var<= Rdy;</pre>
            end
           Rdy: begin
                  if(Data eq Prev==1'b1 && counteq255==1'b0)
                        next state var<= count increment;</pre>
                  else if((Data eq Prev==1'b0 &&
(countgt2==1'b1||prev prev Data == ESC)) || (Data eq Prev==1'b1 &&
counteq255==1'b1))
                       next state var<= output prev data with count;</pre>
                  else if(Data eq Prev==1'b0 && count==8'h01)
                       next state var <=</pre>
output Buffer data without count1;
                  else
                       next state var<=
output Buffer data without count;
            end
            count increment:begin
                 next state var<= Dummy;</pre>
            end
            output prev data with count: begin
                  next state var<= clear count;</pre>
            end
            output Buffer data without count: begin
                  next state var<= clear count;</pre>
            end
            output Buffer data without count1: begin
                  next state var<= clear count;</pre>
            end
            clear count: begin
                 next state var<= IDLE;</pre>
            end
            Dummy: begin
                 next state var<=IDLE;</pre>
            end
            endcase
      end
      else
           next state var<=IDLE;</pre>
      end
      always@(posedge fast clock)
```

```
begin
      state signal<=next state var;</pre>
end
always@(state signal)
begin
      case(state_signal)
      IDLE: begin
            Data push <= 1'b0;
      end
      Rdy: begin
            Data push<= 1'b0;</pre>
            prev_Data = Data_In;
            if(count>8'h02)
                  countgt2=1'b1;
            else
                  countgt2=1'b0;
      end
      count increment:begin
            Data_push<= 1'b0;
            count<=count+8'h01;</pre>
      end
      output prev data with count: begin
            Data push<= 1'b1;</pre>
            Data buffern<=1'b1;</pre>
            Data buffer2 <= 1'b0;</pre>
      end
      output Buffer data without count: begin
            Data_push<= 1'b1;</pre>
            Data buffern<=1'b0;</pre>
            Data buffer2 <= 1'b1;</pre>
      end
      output Buffer data without count1: begin
            Data push <= 1'b1;
            Data buffern<=1'b0;</pre>
            Data buffer2 <= 1'b0;</pre>
      end
      clear_count: begin
            count temp= count;
            count=8'h01;
      end
      Dummy: begin
      end
```

```
endcase
     end
     always @(posedge data clock)
     begin
     if(Data buffer[15:0] == 16'h0000) begin
           Data out = Data buffer[23:16];
           Data buffer = Data buffer >> 24;
     end
     else if(Data buffer[7:0] == 8'h00) begin
           Data out = Data buffer[15:8];
           Data buffer = Data buffer >> 16;
     end
     else begin
           Data out = Data buffer[7:0];
           Data buffer = Data buffer >> 8;
     end
     if(Data push==1'b1)begin
           if(Data buffern==1'b1)
                 Data buffer[39:16] = {prev_prev_Data,count_temp,ESC};
           else if(Data buffer2==1'b1) begin
                 if(Data buffer[31:16] == 8'b0000)
                      Data buffer[31:16]=
{prev_prev_Data,prev_prev_Data};
                 else
                      Data buffer[39:24]=
{prev_prev_Data,prev_prev_Data};
           end
           else begin
                 if (Data buffer [23:16] == 8'b00)
                      Data buffer[23:16] = prev prev Data;
                 else if(Data_buffer[31:24]==8'b00)
                      Data buffer[31:24] = prev prev Data;
                 else
                      Data_buffer[39:32] = prev_prev_Data;
           end
     end
           if (Data out==8'h00)
                 Data valid = 1'b0;
           else
                 Data valid = 1'b1;
           prev prev Data = prev Data;
     end
endmodule
```

### **Test-Bench**

```
`timescale 1us/1ps
module RLE tb;
     wire [7:0] Data out;
     wire Data valid;
     reg [7:0] Data In;
     reg Enable;
     reg fast clock;
     reg data clock;
     reg start;
     integer i;
     RLE
DUT(Data In, Enable, fast clock, data clock, start, Data out, Data valid);
     initial
     begin
           $dumpfile("run.vcd");
           $dumpvars(0,RLE tb);
           data clock=1'b1;
           fast clock=1'b1;
           Enable=1'b1;
           start=1'b1;
           Data In= 8'b01100011; //c
           #40 start=1'b0;
           #40 Data In= 8'b01100011;
                                       //c
           #80 Data In= 8'b01100011;
                                       //c
           #80 Data In= 8'b01100011;
                                       //c
           #80 Data In= 8'b01100010;
                                       //b
           #80 Data In= 8'b01100010;
                                       //b
           #80 Data In= 8'b01100001;
                                       //a
           #80 Data In= 8'b01100110;
                                       //f
           #80 Data In= 8'b01100110;
                                       //f
           #80 Data In= 8'b01100101;
                                       //e
           #80 Data In= 8'b00011011;
                                       //ESC
           #80 Data In= 8'b00011011;
                                       //ESC
           #80 Data In= 8'b01100111;
                                       //q
           //for (i=1;i<=255;i=i+1)
                 //#80 Data In= 8'b01101000; //h
           //#80 Data In= 8'b01101000;//h
           #80 Data In= 8'b01101000;
                                       //h
           #80 Data In= 8'b00011011;
                                       //ESC
           #80 Data In= 8'b00011011;
                                       //ESC
           #80 Data In= 8'b01101001;
                                       //i
           #80 Data In= 8'b01101010;
                                       //j
           #80 Data In= 8'b00011011;
                                       //ESC
           #80 Data In= 8'b01101011;
                                       //k
           #80 Data In= 8'b01101011;
                                       //k
```

# **Sample Output**




fig. 2 Sample output for given testbench