VLSI DESIGN LAB. ASSIGNMENT -9 SAURAV GUPTA ROLL No. - 153070046 Dept. - Electrical Engineering Specialisation – Microelectronics (TA) Batch - 2015-17 **Teacher concerned - VIRENDRA SINGH**

Problem Statement:

Design a router using *systemc* to be used with network-on-chip (NoC) that is organized in an array of 4x4. A router consists of 4 routing ports (*N*, *S*, *E*, *W*) and a local port for the connected core. Keeping it a low cost router, it should use dimension order routing (DOR) so that it does not requires to store routing table. Data is transferred as flit. It uses virtual channels (2 virtual channel per input) to prevent deadlock condition.

Flit Format: The flit format is presented in Table 1 and 2. The 32-bit packet consists of a header flit followed by payload flits. Two additional 2-bit heads are type and (Identity ID) bits. The flit type can be as header (Header flit), message body, and the end of message body or the last flit of the message (Tail flit).

Table 1: Flit format


Type header	ID	Source X	Source Y	Dest. X	Dest. Y	Payload	
(2 bits)	(2 bits)	(2 bits)	(2 bits)	(2 bits)	(2 bits)	(20 bits)	
Type header	ID	Payload (28 bits)					
Type header	ID	Payload (28 bits)					

Table 2: Flit types

Type of flits	Binary (Decode) code		
No flit	00 (0)		
Header Flit	01 (1)		
Message/Data body	10 (2)		
Tail flit	11 (3)		

In order to control the flow every router sends a credit (availability of one flit space or not). Based on the credit it transfers the flit to the neighbor.

ROUTER ARCHITECTURE



Sol:

Components:

- 1. Router sixteen 4X4 grid structure
 - **1.1 Input port** five Local, North, South, East, West
 - **1.2 Delay Element five** Local, North, South, East, West
 - **1.3 Routing Logic** DOR-XY

- **1.4 Switch Allocator –** Credit Based flow control
- **1.5 Crossbar Switch** 5X5 crossbar switch
- 2. Router_16
- 3. Router_16_tb




Fig. 1 Overall Network of 4x4 NOC Routers

1. Router

Each Router has 5 data input ports, 5 data output ports, 5 credit in ports and 5 credit out ports in general except the edge ones.

For the edge ones few dummy inputs are connected since there are no other at one or the other edge.

//router.h

```
#include "Input port.h"
#include "crossbar switch.h"
#include "routing logic.h"
#include "Switching_Allocator.h"
#include "delay element.h"
SC MODULE(router) {
       sc in clk clock;
       sc_in<sc_bv<2> > XPresent, YPresent;
       sc in <sc bv <32> > input flit Local, input flit North, input flit South, input flit East,
input flit West;
       sc in<bool> credit inL, credit inN, credit inS, credit inE, credit inW;
       sc_out<bool> Credit_outL, Credit_outN, Credit_outS, Credit_outE, Credit_outW;
       sc out<sc bv<32> > Local output, North output, South output, East output, West output;
       sc signal<sc bv<32> > output flitL, output flitN, output flitS, output flitE,
output flitW;
       sc signal<sc bv<32> > Output flitL delayed, Output flitN delayed, Output flitS delayed,
Output flitE delayed, Output flitW delayed;
       sc signal<bool> Data_RequestL, Data_RequestN, Data_RequestS, Data_RequestE,
Data RequestW;
       sc signal bool > Data RequestLR, Data RequestNR, Data RequestSR, Data RequestER,
Data RequestWR;
       sc signal <bool> MoveUpL, MoveDownL, MoveRightL, MoveLeftL, MoveDownN, MoveRightN,
MoveLeftN, MoveCoreN, MoveUpS, MoveRightS, MoveLeftS, MoveCoreS, MoveUpE, MoveDownE, MoveLeftE,
MoveCoreE, MoveUpW, MoveDownW, MoveRightW, MoveCoreW;
       sc signal<sc bv<4> > NSEWtoL, LSEWtoN, LNEWtoS, LNSWtoE, LNSEtoW;
       sc signal<sc bv<2> > Type headerL, Type headerN, Type headerS, Type headerE,
Type headerW;
       sc signal<sc bv<2> > XDestinationL, YDestinationL, XDestinationN, YDestinationN,
XDestinationS, YDestinationS, XDestinationE, YDestinationE, XDestinationW, YDestinationW;
       sc bv<32> outputL, outputN, outputS, outputE, outputW;
       Input port *input portL, *input portN, *input portS, *input portE, *input portW;
       crossbar switch *crossbar;
       routing logic *routing;
       Switching Allocator *Switching;
       delay element *delayL, *delayN, *delayS, *delayE, *delayW;
       void output();
       SC CTOR (router) {
               SC METHOD (output);
               sensitive << output flitL << output flitN << output flitS << output flitE <<
output flitW;
               input portL = new Input port("inputL");
```

```
(*input portL)(clock, Data RequestL, Data RequestLR, input flit Local,
Credit outL, output flitL);
               input portN = new Input port("inputN");
               (*input portN) (clock, Data RequestN, Data RequestNR, input flit North,
Credit outN, output flitN);
               input portS = new Input port("inputS");
               (*input portS)(clock, Data RequestS, Data RequestSR, input flit South,
Credit outS, output flitS);
               input_portE = new Input_port("inputE");
               (*input portE)(clock, Data RequestE, Data RequestE, input flit East, Credit outE,
output flitE);
               input portW = new Input port("inputW");
               (*input portW)(clock, Data RequestW, Data RequestWR, input flit West, Credit outW,
output flitW);
               delayL = new delay element("delayL");
               (*delayL)(clock, output flitL, Output flitL delayed);
               delayN = new delay element("delayN");
               (*delayN)(clock, output_flitN, Output_flitN_delayed);
               delayS = new delay element("delayS");
               (*delayS)(clock, output_flitS, Output flitS delayed);
               delayE = new delay element("delayE");
               (*delayE) (clock, output flitE, Output flitE delayed);
               delayW = new delay_element("delayW");
               (*delayW)(clock, output flitW, Output flitW delayed);
               crossbar = new crossbar switch("crossbar1");
               (*crossbar) (clock, Output flitL delayed, Output flitN delayed,
Output flitS delayed, Output flitE delayed, Output flitW delayed, NSEWtoL, LSEWtoN, LNEWtoS,
LNSWtoE, LNSEtoW, Local output, North output, South output, East output, West output);
               routing = new routing logic("routing1");
               (*routing)(clock, Type_headerL, Type_headerN, Type_headerS, Type_headerE,
Type headerW, XDestinationL, YDestinationL, XDestinationN, YDestinationN, XDestinationS,
YDestinationS, XDestinationE, YDestinationE, XDestinationW, YDestinationW, XPresent, YPresent,
MoveUpL, MoveDownL, MoveRightL, MoveLeftL, MoveDownN, MoveRightN, MoveLeftN, MoveCoreN, MoveUpS,
MoveRightS, MoveLeftS, MoveCoreS, MoveUpE, MoveDownE, MoveLeftE, MoveCoreE, MoveUpW, MoveDownW,
MoveRightW, MoveCoreW, Data RequestLR, Data RequestNR, Data RequestSR, Data RequestER,
Data RequestWR);
               Switching = new Switching_Allocator("Switching1");
               (*Switching) (clock, credit inL, credit inN, credit inS, credit inE, credit inW,
MoveUpL, MoveDownL, MoveRightL, MoveLeftL, MoveCoreN, MoveDownN, MoveRightN, MoveLeftN,
MoveCoreS, MoveUpS, MoveRightS, MoveLeftS, MoveCoreE, MoveUpE, MoveDownE, MoveLeftE, MoveCoreW,
MoveUpW, MoveDownW, MoveRightW, NSEWtoL, LSEWtoN, LNEWtoS, LNSWtoE, LNSEtoW, Data RequestL,
Data RequestN, Data RequestS, Data RequestE, Data RequestW);
       ~router(){
               delete input portL;
               delete input_portN;
               delete input portS;
               delete input_portE;
               delete input portW;
               delete crossbar:
               delete routing;
               delete Switching;
       };
```

//router.cpp

```
#include "router.h"

void router:: output() {
    outputL = output flitL;
    outputN = output flitN;
    outputS = output_flitS;
    outputE = output_flitE;
    outputW = output_flitW;

    Type_headerL = outputL.range(31,30);
    Type headerN = outputN.range(31,30);
    Type headerS = outputS.range(31,30);
```

```
Type_headerE = outputE.range(31,30);
Type_headerW = outputW.range(31,30);

XDestinationL = outputL.range(23, 22);
YDestinationN = outputL.range(21, 20);
XDestinationN = outputN.range(23, 22);
YDestinationS = outputS.range(21, 20);
XDestinationS = outputS.range(21, 20);
XDestinationE = outputS.range(21, 20);
XDestinationE = outputE.range(23, 22);
YDestinationW = outputW.range(23, 22);
YDestinationW = outputW.range(23, 22);
```

1.1 Input Port

Each input port contains FIFO Virtual Channel Buffer of 6-word length, where each word is of 32-bits.

Input flit comes at every positive edge of the clock and output flit leaves at positive edge of the clock. However, the decisions are made at negative edge of the clock to avoid any ambiguity in data.

Note that there is a data_request signal input coming from switch allocator which indicates that output has been taken. Whenever this signal comes VC Buffer is right shifted by 32 bits/1 word and Credit_out signal is made high indicating that one word of the buffer has been cleared and there is more room for new data.

The Block diagram of Input Port is shown in fig. 1.1




Fig. 1.1 Block Diagram of Input Port

Code:

//Input_Port.h

```
#include "systemc.h"
SC MODULE(Input_port){
       sc in clk clock;
       sc in<bool> Data Request switching;
       sc_in<bool> Data_Request_routing;
       sc_in<sc_bv<32> >input flit;
       sc out<bool> credit out;
       sc out<sc bv<32> > output flit;
       bool Data Request;
       sc trace file *wf;
       void input();
       void Request();
       SC CTOR(Input port){
              wf = sc create vcd trace file("input port");
              sc_trace(wf, clock, "clock");
              sc_trace(wf, Data Request, "Data Request");
sc_trace(wf, input_flit, "input_flit");
              sc_trace(wf, credit_out, "credit_out");
              sc_trace(wf, output_flit, "output_flit");
              sc trace(wf, Virtual buffer, "Virtual buffer");
              SC METHOD(input);
              sensitive << clock.neg();
              SC METHOD (Request);
              sensitive << Data Request switching << Data Request routing;
       ~Input port(){
              sc close vcd trace file(wf);
       };
       //Input_port.cpp
#include "Input_port.h"
void Input port::input() {
       if (Data Request == 1) {
              Virtual buffer = Virtual buffer >> 32;
              credit out = 1;
       if (Virtual buffer.range(31, 30) == "00" || Virtual buffer.range(31, 30) == "XX")
              Virtual_buffer.range(31, 0) = input_flit.read();
       else if (Virtual_buffer.range(63, 62) == "00" || Virtual buffer.range(63, 62) == "XX")
              Virtual buffer.range(63, 32) = input flit.read();
       else if (Virtual_buffer.range(95, 94) == "00" || Virtual_buffer.range(95, 94) == "XX")
              Virtual buffer.range(95, 64) = input flit.read();
       else if (Virtual_buffer.range(127, 126) == "00" || Virtual_buffer.range(127, 126) ==
"XX")
              Virtual buffer.range(127, 96) = input flit.read();
       else if (Virtual buffer.range(159, 158) == "00" || Virtual buffer.range(159, 158) ==
"XX")
              Virtual buffer.range(159, 128) = input flit.read();
       else if (Virtual buffer.range(191, 190) == "00" || Virtual buffer.range(191, 190) ==
"XX")
              Virtual buffer.range(191, 160) = input flit.read();
```

output flit = Virtual buffer.range(31, 0);

1.2 Delay Element

Delay element is used to delay the data input for the crossbar switch since it takes one clock cycle to make decision by the routing logic and the switch allocator.

CODE:

//delay_element.h

```
#include "systemc.h"

SC_MODULE(delay_element) {
    sc in clk clock;
    sc_in<sc_bv<32> > Input_flit;
    sc_out<sc_bv<32> > Output_flit;

    sc_bv<32> temp;

    void delay prc();
    void delay_prc1();

    SC_CTOR(delay_element) {
        SC_METHOD(delay_prc1);
        sensitive << clock.pos();
        SC_METHOD(delay_prc1);
        sensitive << clock.neg();
    }
};</pre>
```

//delay_element.cpp

1.3 Routing Logic

Routing Logic has 5 FSM for each input port. FSM of Local input port is shown in fig.2.1




Fig. 2.1 FSM of Routing Logic for Local input port

FSM for North, South, East and West input port is similar to the above FSM. Here we have used Dimension order routing (DOR), XY Routing to be precise.

Based on the XY coordinates of the Destination and the present address we determine where the data should be forwarded.

The Block diagram of Routing logic is given in fig. 2.2




Fig. 2.2 Block Diagram of Routing logic

CODE:

// routing_logic.h

```
};
SC MODULE(routing logic){
        sc in clk clock;
        sc in<sc bv<2> > Type headerL, Type headerN, Type headerS, Type headerE, Type headerW;
        sc in<sc bv<2> > XDestinationL, YDestinationL, XDestinationN, YDestinationN,
XDestinationS, YDestinationS, XDestinationE, YDestinationE, XDestinationW, YDestinationW;
        sc in<sc bv<2> > XPresent, YPresent;
        sc_out<bool> MoveUpL, MoveDownL, MoveRightL, MoveLeftL;
        sc out<bool> MoveDownN, MoveRightN, MoveLeftN, MoveCoreN;
        sc out<bool> MoveUpS, MoveRightS, MoveLeftS, MoveCoreS;
        sc_out<bool> MoveUpE, MoveDownE, MoveLeftE, MoveCoreE;
        sc out<bool> MoveUpW, MoveDownW, MoveRightW, MoveCoreW;
        sc out<br/>bool> Data RequestL, Data RequestN, Data RequestS, Data RequestE, Data RequestW;
        sc int<3> XdiffL, YdiffL, XdiffN, YdiffN, XdiffS, YdiffS, XdiffE, YdiffE, XdiffW, YdiffW;
        sc uint<2> XPres, YPres;
        sc uint<2> XDesL, YDesL, XDesN, YDesN, XDesS, YDesE, XDesE, XDesW, YDesW;
        sc signal<vm state>state signalL;
        sc_signal<vm_state>next_stateL; //Local input states
        sc signal<vm1 state>state signalN;
        sc signal<vml state>next stateN; //North input states
        sc_signal<vm2_state>state_signalS;
        sc_signal<vm2_state>next_stateS; //South input states
sc signal<vm3 state>state signalE;
        sc signal<vm3 state>next stateE; //East input states
        sc signal<vm4 state>state signalW;
        sc signal<vm4 state>next stateW; //West input states
        sc trace file *fp;
        void getnextstateL();
        void getnextstateN();
        void getnextstateS();
        void getnextstateE();
        void getnextstateW();
        void setnextstate();
        void outputL();
        void outputN();
        void outputS();
        void outputE();
        void outputW();
        void address();
        void Data Request();
        SC_CTOR(routing_logic){
                fp = sc create vcd trace file("routing logic");
                sc_trace(fp, clock, "clock");
                sc_trace(fp, Type_headerL, "Type_headerL");
                sc trace(fp, Type headerN, "Type headerN");
                sc_trace(fp, Type_headerS, "Type headerS");
                sc trace(fp, Type headerE, "Type headerE"); sc_trace(fp, Type_headerW, "Type_headerW");
                sc_trace(fp, XDestinationL, "XDestinationL");
                sc_trace(fp, YDestinationL, "YDestinationL");
sc trace(fp, XDestinationN, "XDestinationN");
                sc_trace(fp, YDestinationN, "YDestinationN");
                sc_trace(fp, XDestinationS, "XDestinationS");
                sc_trace(fp, YDestinationS, "YDestinationS");
sc_trace(fp, XDestinationE, "XDestinationE");
                sc_trace(fp, YDestinationE, "YDestinationE");
                sc trace(fp, XDestinationW, "XDestinationW");
                sc trace(fp, YDestinationW, " YDestinationW");
                sc trace(fp, MoveUpL, "MoveUpL");
                sc_trace(fp, MoveDownL, "MoveDownL");
                sc_trace(fp, MoveRightL, "MoveRightL");
sc trace(fp, MoveLeftL, " MoveLeftL");
                sc trace(fp, MoveDownN, "MoveDownN");
                sc trace(fp, MoveRightN, "MoveRightN");
```

```
sc trace(fp, MoveLeftN, "MoveLeftN");
        sc trace(fp, MoveCoreN, " MoveCoreN");
        sc trace(fp, MoveUpS, "MoveUpS");
        sc trace(fp, MoveRightS, "MoveRightS");
       sc_trace(fp, MoveLeftS, "MoveLeftS");
sc_trace(fp, MoveCoreS, "MoveCoreS");
        sc_trace(fp, MoveUpE, "MoveUpE");
        sc trace(fp, MoveDownE, "MoveDownE");
        sc_trace(fp, MoveLeftE, "MoveLeftE");
        sc_trace(fp, MoveCoreE, " MoveCoreE");
        sc trace(fp, MoveUpW, "MoveUpW");
        sc trace(fp, MoveDownW, "MoveDownW");
       sc trace(fp, MoveRightW, "MoveRightW");
sc_trace(fp, MoveCoreW, "MoveCoreW");
        sc_trace(fp, XDesE, "XDesE");
       sc_trace(fp, YDesE, "YDesE");
        sc_trace(fp, XdiffE, "XdiffE");
       sc trace(fp, YdiffE, "YdiffE");
        sc_trace(fp, XDesL, "XDesL");
        sc trace(fp, YDesL, "YDesL");
        sc trace(fp, XdiffL, "XdiffL");
        sc_trace(fp, YdiffL, "YdiffL");
       sc trace(fp, XdiffN, "XdiffN");
sc_trace(fp, YdiffN, "YdiffN");
        SC METHOD (getnextstateL);
        sensitive << state_signalL << Type_headerL << XDestinationL << YDestinationL;</pre>
        SC METHOD (getnextstateN);
        sensitive << state signalN << Type headerN << XDestinationN << YDestinationN;
        SC METHOD (getnextstateS);
        sensitive << state signalS << Type headerS << XDestinationS << YDestinationS;
        SC METHOD(getnextstateE);
        sensitive << state signalE << Type headerE << XDestinationE << YDestinationE;</pre>
        SC METHOD(getnextstateW);
        sensitive << state signalW << Type headerW << XDestinationE << YDestinationE;</pre>
        SC METHOD(setnextstate);
        sensitive << clock.pos();
        SC METHOD (outputL);
        sensitive << state signalL;</pre>
        SC METHOD (outputN);
        sensitive << state_signalN;</pre>
        SC METHOD (outputS);
        sensitive << state_signalS;</pre>
        SC_METHOD(outputE);
        sensitive << state signalE;</pre>
        SC METHOD (outputW);
        sensitive << state signalW;
        SC_METHOD(Data_Request);
       sensitive << clock.neg();</pre>
~routing logic(){
        sc close vcd trace file(fp);
```

//routing logic.cpp

};

```
#include "routing logic.h"
void routing logic::getnextstateL() {
       XDesL = XDestinationL;
       YDesL = YDestinationL;
       XPres = XPresent;
       YPres = YPresent;
```

```
XdiffL = XDesL - XPres;
YdiffL = YDesL - YPres;
switch (state_signalL) {
case IDLEL:
       if (Type headerL.read() == "01") {
               if (XdiffL < 0)
                       next stateL = MoveWestL;
               else if (XdiffL > 0)
                       next stateL = MoveEastL;
               else {
                       if (YdiffL < 0)</pre>
                               next stateL = MoveNorthL;
                       else if (YdiffL > 0)
                               next stateL = MoveSouthL;
                       else
                               next stateL = IDLEL;
       else
               next_stateL = IDLEL;
       break;
case MoveNorthL:
       if (Type headerL.read() == "01") {
               if (XdiffL < 0)</pre>
                       next stateL = MoveWestL;
               else if (XdiffL > 0)
                       next_stateL = MoveEastL;
               else {
                       if (YdiffL < 0)</pre>
                              next stateL = MoveNorthL;
                       else if (YdiffL > 0)
                               next_stateL = MoveSouthL;
                       else
                              next stateL = IDLEL;
       else if (Type headerL.read() == "10" || Type headerL.read() == "11")
               next_stateL = MoveNorthL;
               next_stateL = IDLEL;
       break;
case MoveSouthL:
       if (Type headerL.read() == "01") {
               if (XdiffL < 0)</pre>
                       next_stateL = MoveWestL;
               else if (XdiffL > 0)
                       next stateL = MoveEastL;
               else {
                       if (YdiffL < 0)</pre>
                              next stateL = MoveNorthL;
                       else if (YdiffL > 0)
                               next stateL = MoveSouthL;
                       else
                              next_stateL = IDLEL;
       else if (Type headerL.read() == "10" || Type headerL.read() == "11")
               next stateL = MoveSouthL;
               next_stateL = IDLEL;
       break;
case MoveEastL:
       if (Type headerL.read() == "01") {
               if (XdiffL < 0)</pre>
                       next stateL = MoveWestL;
               else if (XdiffL > 0)
```

```
next stateL = MoveEastL;
                       else {
                               if (YdiffL < 0)</pre>
                                       next stateL = MoveNorthL;
                               else if (YdiffL > 0)
                                       next stateL = MoveSouthL;
                               else
                                       next stateL = IDLEL;
               else if (Type headerL.read() == "10" || Type headerL.read() == "11")
                       next_stateL = MoveEastL;
               else
                       next stateL = IDLEL;
               break;
       case MoveWestL:
               if (Type_headerL.read() == "01") {
                       if (XdiffL < 0)</pre>
                               next stateL = MoveWestL;
                       else if (XdiffL > 0)
                               next_stateL = MoveEastL;
                       else {
                               if (YdiffL < 0)</pre>
                                       next stateL = MoveNorthL;
                               else if (YdiffL > 0)
                                       next_stateL = MoveSouthL;
                               else
                                       next_stateL = IDLEL;
                       }
               else if (Type_headerL.read() == "10" || Type_headerL.read() == "11")
                       next stateL = MoveWestL;
               else
                       next_stateL = IDLEL;
               break;
       default:
               next stateL = IDLEL;
               break;
       }
void routing logic::getnextstateN(){
       XDesN = XDestinationN;
       YDesN = YDestinationN;
       XPres = XPresent;
YPres = YPresent;
       XdiffN = XDesN - XPres;
       YdiffN = YDesN - YPres;
       switch (state_signalN) {
       case IDLEN:
               if (Type headerN.read() == "01") {
                       if (XdiffN < 0)
                               next stateN = MoveWestN;
                       else if (XdiffN > 0)
                               next_stateN = MoveEastN;
                       else {
                               if (YdiffN < 0)</pre>
                                       next stateN = IDLEN; //won't happen;
                               else if (YdiffN > 0)
                                       next_stateN = MoveSouthN;
                               else
                                       next stateN = MoveLocalN;
               else
                       next stateN = IDLEN;
               break;
```

```
case MoveSouthN:
       if (Type headerN.read() == "01") {
               \overline{if} (XdiffN < 0)
                       next stateN = MoveWestN;
               else if (XdiffN > 0)
                       next_stateN = MoveEastN;
               else {
                       if (YdiffN < 0)</pre>
                               next stateN = IDLEN; //won't happen;
                       else if (YdiffN > 0)
                               next_stateN = MoveSouthN;
                       else
                               next stateN = MoveLocalN;
       else if (Type headerN.read() == "10" || Type headerN.read() == "11")
               next_stateN = MoveSouthN;
       else
               next stateN = IDLEN;
       break;
case MoveEastN:
       if (Type headerN.read() == "01") {
               if (XdiffN < 0)</pre>
                       next stateN = MoveWestN;
               else if (XdiffN > 0)
                       next stateN = MoveEastN;
               else {
                       if (YdiffN < 0)</pre>
                               next stateN = IDLEN; //won't happen;
                       else if (YdiffN > 0)
                               next stateN = MoveSouthN;
                       else
                               next_stateN = MoveLocalN;
       else if (Type headerN.read() == "10" || Type headerN.read() == "11")
               next stateN = MoveEastN;
       else
               next_stateN = IDLEN;
       break;
case MoveWestN:
       if (Type headerN.read() == "01") {
               if (XdiffN < 0)
                      next stateN = MoveWestN;
               else if (XdiffN > 0)
                       next_stateN = MoveEastN;
               else {
                       if (YdiffN < 0)</pre>
                              next stateN = IDLEN; //won't happen;
                       else if (YdiffN > 0)
                              next_stateN = MoveSouthN;
                       else
                               next stateN = MoveLocalN;
       else if (Type headerN.read() == "10" || Type headerN.read() == "11")
               next_stateN = MoveWestN;
       else
               next stateN = IDLEN;
       break;
case MoveLocalN:
       if (Type headerN.read() == "01") {
               if (XdiffN < 0)
                      next stateN = MoveWestN;
               else if (XdiffN > 0)
                       next stateN = MoveEastN;
               else {
```

```
if (YdiffN < 0)</pre>
                                       next stateN = IDLEN; //won't happen;
                               else if (YdiffN > 0)
                                      next_stateN = MoveSouthN;
                               else
                                      next stateN = MoveLocalN;
                       }
               else if (Type_headerN.read() == "10" || Type_headerN.read() == "11")
                       next stateN = MoveLocalN;
               else
                       next_stateN = IDLEN;
               break;
       default:
               next stateN = IDLEN;
               break;
       }
}
void routing_logic::getnextstateS(){
       XDesS = XDestinationS;
       YDesS = YDestinationS;
       XPres = XPresent;
       YPres = YPresent;
       XdiffS = XDesS - XPres;
       YdiffS = YDesS - YPres;
       switch (state_signalS) {
       case IDLES:
               if (Type headerS.read() == "01") {
                       if (XdiffS < 0)
                              next stateS = MoveWestS;
                       else if (XdiffS > 0)
                               next_stateS = MoveEastS;
                       else {
                               if (YdiffS < 0)</pre>
                                      next stateS = MoveNorthS;
                               else if (YdiffS > 0)
                                      next_stateS = IDLES; //won't happen
                               else
                                      next stateS = MoveLocalS;
               else
                       next_stateS = IDLES;
               break;
       case MoveNorthS:
               if (Type headerS.read() == "01") {
                       if (XdiffS < 0)</pre>
                              next stateS = MoveWestS;
                       else if (XdiffS > 0)
                              next stateS = MoveEastS;
                       else {
                               if (YdiffS < 0)</pre>
                                      next stateS = MoveNorthS;
                               else if (YdiffS > 0)
                                      next stateS = IDLES; //won't happen
                               else
                                      next stateS = MoveLocalS;
               else if (Type headerS.read() == "10" || Type_headerS.read() == "11")
                       next stateS = MoveNorthS;
               else
                       next_stateS = IDLES;
               break;
       case MoveEastS:
               if (Type headerS.read() == "01") {
```

```
next stateS = MoveWestS;
                       else if (XdiffS > 0)
                              next_stateS = MoveEastS;
                       else {
                               if (YdiffS < 0)</pre>
                                      next stateS = MoveNorthS;
                               else if (YdiffS > 0)
                                      next_stateS = IDLES; //won't happen
                               else
                                      next stateS = MoveLocalS;
                       }
               else if (Type headerS.read() == "10" || Type headerS.read() == "11")
                       next stateS = MoveEastS;
               else
                       next stateS = IDLES;
               break;
       case MoveWestS:
               if (Type_headerS.read() == "01") {
                       if (XdiffS < 0)
                              next_stateS = MoveWestS;
                       else if (XdiffS > 0)
                              next_stateS = MoveEastS;
                       else {
                               if (YdiffS < 0)</pre>
                                      next stateS = MoveNorthS;
                               else if (YdiffS > 0)
                                      next stateS = IDLES; //won't happen
                               else
                                      next_stateS = MoveLocalS;
                       }
               else if (Type_headerS.read() == "10" || Type_headerS.read() == "11")
                       next stateS = MoveWestS;
               else
                       next stateS = IDLES;
               break;
       case MoveLocalS:
               if (Type headerS.read() == "01") {
                       \overline{if} (XdiffS < 0)
                              next_stateS = MoveWestS;
                       else if (XdiffS > 0)
                              next_stateS = MoveEastS;
                       else {
                               if (YdiffS < 0)
                                      next_stateS = MoveNorthS;
                               else if (YdiffS > 0)
                                      next stateS = IDLES; //won't happen
                               else
                                      next stateS = MoveLocalS;
                       }
               else if (Type headerS.read() == "10" || Type headerS.read() == "11")
                       next stateS = MoveLocalS;
               else
                       next stateS = IDLES;
               break;
       default:
               next stateS = IDLES;
               break;
       }
void routing logic::getnextstateE(){
       XDesE = XDestinationE;
       YDesE = YDestinationE;
       XPres = XPresent;
```

if (XdiffS < 0)</pre>

```
YPres = YPresent;
XdiffE = XDesE - XPres;
YdiffE = YDesE - YPres;
switch (state_signalE) {
case IDLEE:
       if (Type headerE.read() == "01") {
               if (XdiffE < 0)</pre>
                       next stateE = MoveWestE;
               else if (XdiffE > 0)
                       next stateE = IDLEE; //won't happen
               else {
                       if (YdiffE < 0)</pre>
                               next stateE = MoveNorthE;
                       else if (YdiffE > 0)
                               next stateE = MoveSouthE;
                       else
                               next stateE = MoveLocalE;
       else
               next_stateE = IDLEE;
       break;
case MoveNorthE:
       if (Type headerE.read() == "01") {
               if (XdiffE < 0)</pre>
                       next stateE = MoveWestE;
               else if (XdiffE > 0)
                       next_stateE = IDLEE; //won't happen
               else {
                       if (YdiffE < 0)</pre>
                               next stateE = MoveNorthE;
                       else if (YdiffE > 0)
                              next stateE = MoveSouthE;
                       else
                               next stateE = MoveLocalE;
               }
       else if (Type headerE.read() == "10" || Type headerE.read() == "11")
               next stateE = MoveNorthE;
       else
               next stateE = IDLEE;
       break;
case MoveSouthE:
       if (Type_headerE.read() == "01") {
               if (XdiffE < 0)
                       next stateE = MoveWestE;
               else if (XdiffE > 0)
                       next_stateE = IDLEE; //won't happen
               else {
                       if (YdiffE < 0)</pre>
                               next stateE = MoveNorthE;
                       else if (YdiffE > 0)
                               next_stateE = MoveSouthE;
                       else
                               next stateE = MoveLocalE;
               }
       else if (Type_headerE.read() == "10" || Type_headerE.read() == "11")
               next stateE = MoveSouthE;
       else
               next stateE = IDLEE;
       break;
case MoveWestE:
       if (Type_headerE.read() == "01") {
               if (XdiffE < 0)
                       next_stateE = MoveWestE;
               else if (XdiffE > 0)
                       next stateE = IDLEE; //won't happen
```

```
else {
                               if (YdiffE < 0)</pre>
                                       next stateE = MoveNorthE;
                               else if (YdiffE > 0)
                                       next stateE = MoveSouthE;
                               else
                                       next_stateE = MoveLocalE;
               else if (Type headerE.read() == "10" || Type headerE.read() == "11")
                       next stateE = MoveWestE;
               else
                       next stateE = IDLEE;
               break;
       case MoveLocalE:
               if (Type headerE.read() == "01") {
                       if (XdiffE < 0)
                               next stateE = MoveWestE;
                       else if (XdiffE > 0)
                               next_stateE = IDLEE; //won't happen
                       else {
                               if (YdiffE < 0)</pre>
                                       next stateE = MoveNorthE;
                               else if (YdiffE > 0)
                                       next stateE = MoveSouthE;
                               else
                                       next stateE = MoveLocalE;
               else if (Type headerE.read() == "10" || Type_headerE.read() == "11")
                       next_stateE = MoveLocalE;
               else
                       next stateE = IDLEE;
               break;
       default:
               next stateE = IDLEE;
               break:
       }
}
void routing logic::getnextstateW(){
       XDesW = XDestinationW;
       YDesW = YDestinationW;
       XPres = XPresent;
       YPres = YPresent;
       XdiffW = XDesW - XPres;
YdiffW = YDesW - YPres;
       switch (state_signalW)
       case IDLEW:
               if (Type_headerW.read() == "01"){
                       if (XdiffW < 0)</pre>
                               next stateW = IDLEW; //won't happen
                       else if (XdiffW > 0)
                               next stateW = MoveEastW;
                       else {
                               if (YdiffW < 0)
                                       next_stateW = MoveNorthW;
                               else if (YdiffW > 0)
                                       next stateW = MoveSouthW;
                               else
                                       next_stateW = MoveLocalW;
                       }
               else
                       next stateW = IDLEW;
               break;
       case MoveNorthW:
```

```
if (Type headerW.read() == "01") {
               if (XdiffW < 0)</pre>
                       next stateW = IDLEW; //won't happen
               else if (XdiffW > 0)
                       next stateW = MoveEastW;
               else {
                       if (YdiffW < 0)</pre>
                              next stateW = MoveNorthW;
                       else if (YdiffW > 0)
                               next stateW = MoveSouthW;
                       else
                              next_stateW = MoveLocalW;
       else if (Type headerW.read() == "10" || Type_headerW.read() == "11")
               next stateW = MoveNorthW;
               next_stateW = IDLEW;
       break;
case MoveSouthW:
       if (Type headerW.read() == "01") {
               if (XdiffW < 0)</pre>
                       next stateW = IDLEW; //won't happen
               else if (XdiffW > 0)
                       next_stateW = MoveEastW;
               else {
                       if (YdiffW < 0)</pre>
                              next stateW = MoveNorthW;
                       else if (YdiffW > 0)
                              next stateW = MoveSouthW;
                       else
                              next stateW = MoveLocalW;
       else if (Type headerW.read() == "10" || Type headerW.read() == "11")
               next stateW = MoveSouthW;
       else
               next stateW = IDLEW;
       break;
case MoveEastW:
       if (Type_headerW.read() == "01") {
               if (XdiffW < 0)</pre>
                       next stateW = IDLEW; //won't happen
               else if (XdiffW > 0)
                       next stateW = MoveEastW;
               else {
                       if (YdiffW < 0)</pre>
                              next stateW = MoveNorthW;
                       else if (YdiffW > 0)
                              next_stateW = MoveSouthW;
                       else
                               next stateW = MoveLocalW;
       else if (Type headerW.read() == "10" || Type headerW.read() == "11")
               next stateW = MoveEastW;
       else
               next_stateW = IDLEW;
       break;
case MoveLocalW:
       if (Type headerW.read() == "01"){
               if (XdiffW < 0)</pre>
                       next stateW = IDLEW; //won't happen
               else if (XdiffW > 0)
                       next_stateW = MoveEastW;
               else {
                       if (YdiffW < 0)</pre>
                               next stateW = MoveNorthW;
```

```
else if (YdiffW > 0)
                                      next stateW = MoveSouthW;
                               else
                                      next_stateW = MoveLocalW;
                       }
               else if (Type_headerW.read() == "10" || Type_headerW.read() == "11")
                       next stateW = MoveLocalW;
               else
                       next stateW = IDLEW;
               break;
       default:
               next stateW = IDLEW;
               break;
       }
void routing logic::setnextstate(){
       state_signalL = next_stateL;
       state_signalN = next_stateN;
       state signalS = next stateS;
       state_signalE = next_stateE;
       state_signalW = next_stateW;
void routing logic::outputL(){
       switch (state signalL) {
       case IDLEL:
               MoveDownL = 0;
               MoveUpL = 0;
               MoveRightL = 0;
               MoveLeftL = 0;
               break;
       case MoveNorthL:
               MoveDownL = 0;
               MoveUpL = 1;
               MoveRightL = 0;
               MoveLeftL = 0;
               break;
       case MoveSouthL:
               MoveDownL = 1;
               MoveUpL = 0;
               MoveRightL = 0;
               MoveLeftL = 0;
               break;
       case MoveEastL:
               MoveDownL = 0;
               MoveUpL = 0;
               MoveRightL = 1;
               MoveLeftL = 0;
               break;
       case MoveWestL:
               MoveDownL = 0;
               MoveUpL = 0;
               MoveRightL = 0;
               MoveLeftL = 1;
               break;
       default:
               MoveDownL = 0;
               MoveUpL = 0;
               MoveRightL = 0;
               MoveLeftL = 0;
               break;
```

```
}
void routing logic::outputN(){
       switch (state_signalN) {
       case IDLEN:
               MoveCoreN = 0;
               MoveDownN = 0;
               MoveRightN = 0;
               MoveLeftN = 0;
               break;
       case MoveSouthN:
               MoveCoreN = 0;
               MoveDownN = 1;
               MoveRightN = 0;
               MoveLeftN = 0;
               break;
       case MoveEastN:
               MoveCoreN = 0;
               MoveDownN = 0;
               MoveRightN = 1;
               MoveLeftN = 0;
               break;
       case MoveWestN:
               MoveCoreN = 0;
               MoveDownN = 0;
               MoveRightN = 0;
               MoveLeftN = 1;
               break;
       case MoveLocalN:
               MoveCoreN = 1;
               MoveDownN = 0;
               MoveRightN = 0;
               MoveLeftN = 0;
               break;
       default:
               MoveCoreN = 0;
               MoveDownN = 0;
               MoveRightN = 0;
               MoveLeftN = 0;
       }
void routing logic::outputS(){
       switch (state_signals) {
       case IDLES:
               MoveCoreS = 0;
               MoveUpS = 0;
               MoveRightS = 0;
               MoveLeftS = 0;
               break;
       case MoveNorthS:
               MoveCoreS = 0;
               MoveUpS = 1;
               MoveRightS = 0;
               MoveLeftS = 0;
               break;
       case MoveEastS:
               MoveCoreS = 0;
               MoveUpS = 0;
               MoveRightS = 1;
               MoveLeftS = 0;
               break;
       case MoveWestS:
               MoveCoreS = 0;
               MoveUpS = 0;
               MoveRightS = 0;
```

```
MoveLeftS = 1;
               break;
       case MoveLocalS:
               MoveCoreS = 1;
               MoveUpS = 0;
               MoveRightS = 0;
               MoveLeftS = 0;
               break;
       default:
               MoveCoreS = 0;
               MoveUpS = 0;
               MoveRightS = 0;
               MoveLeftS = 0;
       }
void routing logic::outputE(){
       switch (state signalE) {
       case IDLEE:
               MoveCoreE = 0;
               MoveUpE = 0;
               MoveDownE = 0;
               MoveLeftE = 0;
               break;
       case MoveNorthE:
               MoveCoreE = 0;
               MoveUpE = 1;
               MoveDownE = 0;
               MoveLeftE = 0;
               break;
       case MoveSouthE:
               MoveCoreE = 0;
               MoveUpE = 0;
               MoveDownE = 1;
               MoveLeftE = 0;
               break;
       case MoveWestE:
               MoveCoreE = 0;
               MoveUpE = 0;
               MoveDownE = 0;
               MoveLeftE = 1;
               break;
       case MoveLocalE:
               MoveCoreE = 1;
               MoveUpE = 0;
               MoveDownE = 0;
               MoveLeftE = 0;
               break;
       }
void routing logic::outputW(){
       switch (state_signalW) {
       case IDLEW:
               MoveCoreW = 0;
               MoveUpW = 0;
               MoveDownW = 0;
               MoveRightW = 0;
               break;
       case MoveNorthW:
               MoveCoreW = 0;
               MoveUpW = 1;
               MoveDownW = 0;
```

```
MoveRightW = 0;
               break;
       case MoveSouthW:
              MoveCoreW = 0;
               MoveUpW = 0;
              MoveDownW = 1;
              MoveRightW = 0;
              break;
       case MoveEastW:
              MoveCoreW = 0;
               MoveUpW = 0;
              MoveDownW = 0;
              MoveRightW = 1;
              break;
       case MoveLocalW:
              MoveCoreW = 1;
               MoveUpW = 0;
              MoveDownW = 0;
              MoveRightW = 0;
              break:
       default:
              MoveCoreW = 0;
              MoveUpW = 0;
              MoveDownW = 0;
              MoveRightW = 0;
void routing logic::Data Request(){
       if (Type_headerL.read() == "11")
               Data_RequestL = 0;
              Data RequestL = 1;
       if (Type headerN.read() == "11")
              Data RequestN = 0;
       else
               Data RequestN = 1;
       if (Type_headerS.read() == "11")
              Data RequestS = 0;
       else
               Data RequestS = 1;
       if (Type_headerE.read() == "11")
               Data RequestE = 0;
       else
               Data RequestE = 1;
       if (Type headerW.read() == "11")
              Data_RequestW = 0;
       else
               Data RequestW = 1;
```

1.4 Switch Allocator

When there are input data streams from various input port for the same output port, there is a collision. To avoid collision Arbiter or switching allocator is used. It arbitrates between various inputs. There are various

Arbitration techniques of which Round Robin is one of them. Here we have used Round Robin arbitration between the input ports at which data is available.

Credit based Flow control is implemented here, In this scheme Upstream router stores the count of each downstream router. It decrements the credit count when flit is forwarded and increments the counter when the buffer of downstream router is freed in which case it receives a credit in signal.

Note: When count =0 the buffer is full hence the data is not forwarded. There are total 5 FSMs implemented for each output port. The FSM for Local output port is shown in fig. 3.1.

The block diagram for Switching Allocator is shown in fig. 3.2




Fig. 3.1 FSM of Switching Allocator for Local output port




Fig. 3.2 Block Diagram of Switching Allocator

CODE:

//Switching_Allocator.h

```
};
enum vm9 state {
        IDLELeft=20, LCore, LN, LS, LE
SC MODULE(Switching Allocator){
        sc in clk clock;
        sc in<bool> credit inL, credit inN, credit inS, credit inE, credit inW;
        sc_in<bool> MoveUpL, MoveDownL, MoveRightL, MoveLeftL;
        sc in<bool> MoveCoreN, MoveDownN, MoveRightN, MoveLeftN;
        sc_in<bool> MoveCoreS, MoveUpS, MoveRightS, MoveLeftS;
        sc_in<bool> MoveCoreE, MoveUpE, MoveDownE, MoveLeftE;
        sc in < bool > MoveCoreW, MoveUpW, MoveDownW, MoveRightW;
       sc out<sc bv<4> > NSEWtoL;
        sc out<sc bv<4> > LSEWtoN;
        sc out<sc bv<4> > LNEWtoS;
        sc out<sc bv<4> > LNSWtoE;
        sc out<sc bv<4> > LNSEtoW;
        sc out<bool> Data RequestL, Data RequestN, Data RequestS, Data RequestE, Data RequestW;
        sc signal<bool> Data RequestLN, Data RequestLS, Data RequestLW;
        sc_signal<bool> Data_RequestNL, Data_RequestNS, Data_RequestNW;
        sc signal<br/>
bool> Data RequestSL, Data RequestSN, Data RequestSE, Data RequestSW;
        sc signal<br/>
Data RequestEL, Data RequestEN, Data RequestES, Data RequestEW;
        sc signal<bool> Data RequestWL, Data RequestWN, Data RequestWS, Data RequestWE;
        sc uint<3> countL = 6, countN = 6, countS = 6, countE = 6, countW = 6;
        sc signal<vm5 state>state signalL;
        sc signal<vm5 state>next stateL; //Local ouput state
        sc signal<vm6_state>state_signalUp;
        sc signal<vm6 state>next stateUP; //UP ouput state
        sc_signal<vm7_state>state_signalDN;
sc_signal<vm7_state>next_stateDN; //DN ouput state
        sc signal<vm8 state>state signalRight;
        sc_signal<vm8_state>next_stateRight; //Right ouput state
        sc signal<vm9 state>state signalLeft;
        sc signal<vm9 state> next stateLeft; //Left ouput state
        sc trace file *wf;
       void getnextstateL();
       void getnextstateUP();
        void getnextstateDN();
       void getnextstateRight();
        void getnextstateLeft();
       void setnextstate();
        void outputL();
       void outputUP();
        void outputDN();
        void outputRight();
        void outputLeft();
        void DataRequest();
        SC CTOR(Switching Allocator) {
               wf = sc create vcd trace file("Switching Allocator");
                sc_trace(wf, clock, "clock");
               sc_trace(wf, credit_inL, "credit_inL");
sc_trace(wf, credit_inN, "credit_inN");
                sc_trace(wf, credit_inS, "credit_inS");
                sc trace(wf, credit inE, "credit inE");
                sc trace(wf, credit inW, "credit inW");
                sc trace(wf, MoveUpL, "MoveUpL");
               sc_trace(wf, MoveDownL, "MoveDownL");
sc_trace(wf, MoveRightL, "MoveRightL");
sc_trace(wf, MoveLeftL, " MoveLeftL");
                sc trace(wf, MoveDownN, "MoveDownN");
                sc trace(wf, MoveRightN, "MoveRightN");
```

```
sc trace(wf, MoveLeftN, "MoveLeftN");
                sc trace(wf, MoveCoreN, " MoveCoreN");
                sc trace(wf, MoveUpS, "MoveUpSL");
                sc trace(wf, MoveRightS, "MoveRightS");
                sc_trace(wf, MoveLeftS, "MoveLeftS");
sc_trace(wf, MoveCoreS, "MoveCoreS");
                sc_trace(wf, MoveUpE, "MoveUpE");
                 sc trace(wf, MoveDownE, "MoveDownE");
                sc_trace(wf, MoveLeftE, "MoveLeftE");
                sc trace(wf, MoveCoreE, " MoveCoreE");
                sc trace(wf, MoveUpW, "MoveUpW");
                sc trace(wf, MoveDownW, "MoveDownW");
                sc trace(wf, MoveRightW, "MoveRightW");
sc_trace(wf, MoveCoreW, "MoveCoreW");
                sc_trace(wf, NSEWtoL, "NSEWtoL");
                sc_trace(wf, LSEWtoN, "LSEWtoN");
sc_trace(wf, LNEWtoS, "LNEWtoS");
                sc trace(wf, LNSWtoE, "LNSWtoE");
                sc_trace(wf, LNSEtoW, "LNSEtoW");
                sc trace(wf, Data RequestL, "Data RequestL");
                sc_trace(wf, Data_RequestN, "Data_RequestN");
                sc trace(wf, Data RequestS, "Data RequestS");
sc_trace(wf, Data_RequestE, "Data_RequestE");
                sc trace(wf, Data RequestW, "Data RequestW");
                sc trace(wf, state signalL, "state signalL");
                sc_trace(wf, state_signalUp, "state_signalUp");
                sc trace(wf, state signalDN, "state signalDN");
                sc_trace(wf, state_signalRight, "state_signalRight");
sc_trace(wf, state_signalLeft, "state_signalLeft");
                SC METHOD (getnextstateL);
                sensitive << state signalL << MoveCoreN << MoveCoreS << MoveCoreE << MoveCoreW;//</pre>
<< count.L:
                SC METHOD(getnextstateUP);
                sensitive << state signalUp << MoveUpL << MoveUpS << MoveUpE << MoveUpW;// <<
countN;
                SC METHOD (getnextstateDN);
                sensitive << state signalDN << MoveDownL << MoveDownN << MoveDownE << MoveDownW;//
<< countS;
                SC METHOD(getnextstateRight);
                sensitive << state signalRight << MoveRightL << MoveRightN << MoveRightS <<
MoveRightW; // << countE;
                 SC METHOD(getnextstateLeft);
                sensitive << state signalLeft << MoveLeftL << MoveLeftN << MoveLeftS <<
MoveLeftE;// << countW;
                SC METHOD (setnextstate);
                 sensitive << clock.neg();
                SC METHOD (outputL);
                sensitive << state_signalL;</pre>
                SC METHOD (outputUP);
                sensitive << state signalUp;
                SC METHOD (outputDN);
                sensitive << state signalDN;
                SC_METHOD(outputRight);
                sensitive << state_signalRight;</pre>
                SC METHOD(outputLeft);
                sensitive << state signalLeft;</pre>
                SC METHOD (DataRequest);
                 sensitive << Data_RequestLN << Data_RequestLS << Data RequestLE << Data RequestLW
<< Data RequestNL << Data RequestNS << Data RequestNE << Data RequestNW << Data RequestSL <<</pre>
Data RequestSN << Data RequestSE << Data RequestSW << Data RequestEL << Data RequestEN <<
Data RequestES << Data RequestEW << Data RequestWL << Data RequestWN << Data RequestWS <<
Data_RequestWE;
        ~Switching Allocator(){
```

```
sc_close_vcd_trace_file(wf);
};
```

//Switching_Allocator.cpp

```
#include "Switching Allocator.h"
void Switching Allocator::getnextstateL() {
       switch (state signalL) {
       case IDLELocal:
               if (countL >1) {
                      if (MoveCoreN.read() == 1)
                              next stateL = LocalN;
                       else if (MoveCoreS.read() == 1)
                              next stateL = LocalS;
                       else if (MoveCoreE.read() == 1)
                              next stateL = LocalE;
                       else if (MoveCoreW.read() == 1)
                              next_stateL = LocalW;
                              next_stateL = IDLELocal;
               else
                      next_stateL = IDLELocal;
               break;
       case LocalN:
               if (countL >1) {
                       if (MoveCoreN.read() == 1)
                              next stateL = LocalN;
                       else if (MoveCoreS.read() == 1)
                              next stateL = LocalS;
                       else if (MoveCoreE.read() == 1)
                              next stateL = LocalE;
                       else if (MoveCoreW.read() == 1)
                              next stateL = LocalW;
                       else
                              next stateL = IDLELocal;
               else
                      next_stateL = IDLELocal;
               break;
       case LocalS:
               if (countL >1) {
                      if (MoveCoreS.read() == 1)
                              next_stateL = LocalS;
                       else if (MoveCoreN.read() == 1)
                              next stateL = LocalN;
                       else if (MoveCoreE.read() == 1)
                              next stateL = LocalE;
                       else if (MoveCoreW.read() == 1)
                              next_stateL = LocalW;
                       else
                              next_stateL = IDLELocal;
               else
                       next_stateL = IDLELocal;
               break;
       case LocalE:
               if (countL >1) {
                       if (MoveCoreE.read() == 1)
                              next stateL = LocalE;
                       else if (MoveCoreN.read() == 1)
                              next stateL = LocalN;
                       else if (MoveCoreS.read() == 1)
                              next stateL = LocalS;
```

```
else if (MoveCoreW.read() == 1)
                              next_stateL = LocalW;
                       else
                              next stateL = IDLELocal;
               else
                       next stateL = IDLELocal;
               break;
       case LocalW:
               if (countL >1) {
                       if (MoveCoreW.read() == 1)
                              next stateL = LocalW;
                       else if (MoveCoreN.read() == 1)
                              next stateL = LocalN;
                       else if (MoveCoreS.read() == 1)
                              next_stateL = LocalS;
                       else if (MoveCoreE.read() == 1)
                              next stateL = LocalE;
                       else
                              next_stateL = IDLELocal;
               else
                       next stateL = IDLELocal;
               break;
       default:
               next stateL = IDLELocal;
               break;
void Switching_Allocator::getnextstateUP(){
       switch (state_signalUp) {
       case IDLEUP:
               if (countN >1) {
                       if (MoveUpL.read() == 1)
                              next stateUP = UpCore;
                       else if (MoveUpS.read() == 1)
                              next_stateUP = UpS;
                       else if (MoveUpE.read() == 1)
                              next stateUP = UpE;
                       else if (MoveUpW.read() == 1)
                              next stateUP = UpW;
                       else
                              next stateUP = IDLEUP;
               else
                       next_stateUP = IDLEUP;
               break;
       case UpCore:
               if (countN >1) {
                       if (MoveUpL.read() == 1)
                              next stateUP = UpCore;
                       else if (MoveUpS.read() == 1)
                              next_stateUP = UpS;
                       else if (MoveUpE.read() == 1)
                              next_stateUP = UpE;
                       else if (MoveUpW.read() == 1)
                              next stateUP = UpW;
                       else
                              next_stateUP = IDLEUP;
               else
                       next_stateUP = IDLEUP;
               break;
       case UpS:
               if (countN >1) {
```

```
if (MoveUpS.read() == 1)
                              next stateUP = UpS;
                       else if (MoveUpL.read() == 1)
                              next stateUP = UpCore;
                       else if (MoveUpE.read() == 1)
                              next stateUP = UpE;
                       else if (MoveUpW.read() == 1)
                              next_stateUP = UpW;
                       else
                              next_stateUP = IDLEUP;
               else
                       next stateUP = IDLEUP;
               break;
       case UpE:
               if (countN >1) {
                      if (MoveUpE.read() == 1)
                              next stateUP = UpE;
                      else if (MoveUpL.read() == 1)
                              next_stateUP = UpCore;
                       else if (MoveUpS.read() == 1)
                              next_stateUP = UpS;
                       else if (MoveUpW.read() == 1)
                              next_stateUP = UpW;
                       else
                              next_stateUP = IDLEUP;
               else
                       next_stateUP = IDLEUP;
               break;
       case UpW:
               if (countN >1) {
                       if (MoveUpW.read() == 1)
                              next stateUP = UpW;
                       else if (MoveUpL.read() == 1)
                              next stateUP = UpCore;
                       else if (MoveUpS.read() == 1)
                              next stateUP = UpS;
                       else if (MoveUpE.read() == 1)
                              next stateUP = UpE;
                       else
                              next_stateUP = IDLEUP;
               else
                       next stateUP = IDLEUP;
               break;
       default:
               next_stateUP = IDLEUP;
               break;
       }
void Switching Allocator::getnextstateDN(){
       switch (state signalDN) {
       case IDLEDN:
               if (countS >1) {
                       if (MoveDownL.read() == 1)
                              next stateDN = DNCore;
                       else if (MoveDownN.read() == 1)
                              next stateDN = DNN;
                       else if (MoveDownE.read() == 1)
                              next stateDN = DNE;
                       else if (MoveDownW.read() == 1)
                              next_stateDN = DNW;
                       else
                              next_stateDN = IDLEDN;
               else
```

```
next stateDN = IDLEDN;
       break;
case DNCore:
       if (countS >1) {
               if (MoveDownL.read() == 1)
                      next_stateDN = DNCore;
               else if (MoveDownN.read() == 1)
                      next_stateDN = DNN;
               else if (MoveDownE.read() == 1)
                      next stateDN = DNE;
               else if (MoveDownW.read() == 1)
                      next stateDN = DNW;
               else
                      next_stateDN = IDLEDN;
       else
               next_stateDN = IDLEDN;
       break;
case DNN:
       if (countS >1) {
               if (MoveDownN.read() == 1)
                      next stateDN = DNN;
               else if (MoveDownL.read() == 1)
                      next stateDN = DNCore;
               else if (MoveDownE.read() == 1)
                      next stateDN = DNE;
               else if (MoveDownW.read() == 1)
                      next_stateDN = DNW;
               else
                      next_stateDN = IDLEDN;
       else
               next_stateDN = IDLEDN;
       break;
case DNE:
       if (countS >1) {
               if (MoveDownE.read() == 1)
                      next_stateDN = DNE;
               else if (MoveDownL.read() == 1)
                      next stateDN = DNCore;
               else if (MoveDownN.read() == 1)
                      next stateDN = DNN;
               else if (MoveDownW.read() == 1)
                      next stateDN = DNW;
               else
                      next_stateDN = IDLEDN;
       else
               next_stateDN = IDLEDN;
       break;
case DNW:
       if (countS >1) {
               if (MoveDownW.read() == 1)
                      next_stateDN = DNW;
               else if (MoveDownL.read() == 1)
                      next_stateDN = DNCore;
               else if (MoveDownN.read() == 1)
                      next stateDN = DNN;
               else if (MoveDownE.read() == 1)
                      next_stateDN = DNE;
               else
                      next_stateDN = IDLEDN;
       else
               next_stateDN = IDLEDN;
       break;
```

```
default:
               next stateDN = IDLEDN;
}
void Switching_Allocator::getnextstateRight() {
       switch (state signalRight) {
       case IDLER:
               if (countE >1) {
                      if (MoveRightL.read() == 1)
                              next_stateRight = RCore;
                       else if (MoveRightN.read() == 1)
                              next stateRight = RN;
                       else if (MoveRightS.read() == 1)
                              next stateRight = RS;
                       else if (MoveRightW.read() == 1)
                              next_stateRight = RW;
                       else
                              next stateRight = IDLER;
               else
                      next_stateRight = IDLER;
               break;
       case RCore:
               if (countE >1) {
                       if (MoveRightL.read() == 1)
                              next stateRight = RCore;
                       else if (MoveRightN.read() == 1)
                              next stateRight = RN;
                       else if (MoveRightS.read() == 1)
                              next stateRight = RS;
                       else if (MoveRightW.read() == 1)
                              next_stateRight = RW;
                       else
                              next stateRight = IDLER;
               else
                      next stateRight = IDLER;
               break;
       case RN:
               if (countE >1) {
                      if (MoveRightN.read() == 1)
                              next_stateRight = RN;
                       else if (MoveRightL.read() == 1)
                              next stateRight = RCore;
                       else if (MoveRightS.read() == 1)
                              next stateRight = RS;
                       else if (MoveRightW.read() == 1)
                              next_stateRight = RW;
                       else
                              next_stateRight = IDLER;
               else
                       next stateRight = IDLER;
               break;
       case RS:
               if (countE >1) {
                       if (MoveRightS.read() == 1)
                              next stateRight = RS;
                       else if (MoveRightL.read() == 1)
                              next stateRight = RCore;
                       else if (MoveRightN.read() == 1)
                              next_stateRight = RN;
                       else if (MoveRightW.read() == 1)
                              next_stateRight = RW;
                       else
                              next stateRight = IDLER;
```

```
else
                      next stateRight = IDLER;
               break;
       case RW:
               if (countE >1) {
                      if (MoveRightW.read() == 1)
                              next_stateRight = RW;
                       else if (MoveRightL.read() == 1)
                              next stateRight = RCore;
                       else if (MoveRightN.read() == 1)
                              next_stateRight = RN;
                       else if (MoveRightS.read() == 1)
                              next_stateRight = RS;
                       else
                              next stateRight = IDLER;
               else
                      next stateRight = IDLER;
               break;
       default:
               next stateRight = IDLER;
               break;
       }
}
void Switching_Allocator::getnextstateLeft() {
       switch (state_signalLeft) {
       case IDLELeft:
               if (countW >1) {
                      if (MoveLeftL.read() == 1)
                              next stateLeft = LCore;
                       else if (MoveLeftN.read() == 1)
                             next stateLeft = LN;
                       else if (MoveLeftS.read() == 1)
                              next stateLeft = LS;
                       else if (MoveLeftE.read() == 1)
                              next stateLeft = LE;
                       else
                              next stateLeft = IDLELeft;
               else
                       next stateLeft = IDLELeft;
               break;
       case LCore:
               if (countW >1) {
                      if (MoveLeftL.read() == 1)
                              next stateLeft = LCore;
                       else if (MoveLeftN.read() == 1)
                              next stateLeft = LN;
                       else if (MoveLeftS.read() == 1)
                              next_stateLeft = LS;
                       else if (MoveLeftE.read() == 1)
                              next_stateLeft = LE;
                       else
                              next stateLeft = IDLELeft;
               else
                      next stateLeft = IDLELeft;
               break;
       case LN:
               if (countW >1) {
                       if (MoveLeftN == 1)
                              next stateLeft = LN;
                       else if (MoveLeftL == 1)
                              next stateLeft = LCore;
                       else if (MoveLeftS == 1)
```

```
else if (MoveLeftE == 1)
                              next stateLeft = LE;
                      else
                              next stateLeft = IDLELeft;
               else
                      next stateLeft = IDLELeft;
               break;
       case LS:
               if (countW >1) {
                      if (MoveLeftS.read() == 1)
                              next stateLeft = LS;
                      else if (MoveLeftL.read() == 1)
                              next stateLeft = LCore;
                      else if (MoveLeftN.read() == 1)
                              next stateLeft = LN;
                      else if (MoveLeftE.read() == 1)
                              next stateLeft = LE;
                      else
                              next stateLeft = IDLELeft;
               else
                      next stateLeft = IDLELeft;
               break;
       case LE:
               if (countW >1) {
                      if (MoveLeftE.read() == 1)
                              next stateLeft = LE;
                      else if (MoveLeftL.read() == 1)
                              next stateLeft = LCore;
                      else if (MoveLeftN.read() == 1)
                              next_stateLeft = LN;
                      else if (MoveLeftS.read() == 1)
                              next stateLeft = LS;
                      else
                              next_stateLeft = IDLELeft;
               else
                      next stateLeft = IDLELeft;
               break;
       default:
               next_stateLeft = IDLELeft;
       }
void Switching Allocator::setnextstate(){
       state_signalL = next_stateL;
       state signalUp = next stateUP;
       state_signalDN = next_stateDN;
       state signalRight = next stateRight;
       state signalLeft = next stateLeft;
       if (next stateL.read() == IDLELocal){
               if (credit_inL.read() == 1)
                      countL = countL + 1;
       else {
               if (credit inL.read() != 1)
                      countL = countL - 1;
       if (next stateUP.read() == IDLEUP) {
               if (credit_inN.read() == 1)
                      countN = countN + 1;
       }
```

next stateLeft = LS;

```
else {
               if (credit inN.read() != 1)
                      countN = countN - 1;
       if (next_stateDN.read() == IDLEDN) {
               if (credit inS.read() == 1)
                       countS = countS + 1;
       else {
               if (credit inS.read() != 1)
                       countS = countS - 1;
       if (next stateRight.read() == IDLER) {
               if (credit inE.read() == 1)
                      countE = countE + 1;
       else {
               if (credit inE.read() != 1)
                      countE = countE - 1;
       if (next stateLeft.read() == IDLELeft) {
               if (credit inW.read() == 1)
                       countW = countW + 1;
       else {
               if (credit_inW.read() != 1)
                      countW = countW - 1;
       }
}
void Switching_Allocator::outputL(){
       switch (state signalL) {
       case IDLELocal:
               Data RequestLN = 0;
               Data RequestLS = 0;
               Data RequestLE = 0;
               Data_RequestLW = 0;
               NSEWtoL = "0000";
               break;
       case LocalN:
               Data RequestLN = 1;
               Data_RequestLS = 0;
               Data_RequestLE = 0;
               Data RequestLW = 0;
               NSEWtoL = "1000";
               break;
       case LocalS:
               Data_RequestLN = 0;
               Data RequestLS = 1;
               Data RequestLE = 0;
               Data_RequestLW = 0;
               NSEWtoL = "0100";
               break;
       case LocalE:
               Data RequestLN = 0;
               Data RequestLS = 0;
               Data RequestLE = 1;
               Data_RequestLW = 0;
               NSEWtoL = "0010";
               break;
       case LocalW:
               Data RequestLN = 0;
```

```
Data RequestLS = 0;
                Data RequestLE = 0;
                Data RequestLW = 1;
                NSEWtoL = "0001";
                break;
        default:
                Data RequestLN = 0;
                Data_RequestLS = 0;
                Data RequestLE = 0;
                Data_RequestLW = 0;
                NSEWtoL = "0000";
                break;
void Switching_Allocator::outputUP(){
        switch (state signalUp) {
        case IDLEUP:
                Data_RequestNL = 0;
                Data RequestNS = 0;
                Data_RequestNE = 0;
                Data_RequestNW = 0;
                LSEWtoN = "0000";
                break;
        case UpCore:
                Data_RequestNL = 1;
                Data RequestNS = 0;
                Data_RequestNE = 0;
                Data RequestNW = 0;
                LSEWtoN = "1000";
                break;
        case UpS:
                Data RequestNL = 0;
                Data RequestNS = 1;
                Data_RequestNE = 0;
                Data RequestNW = 0;
                LSEWtoN = "0100";
                break;
        case UpE:
                Data_RequestNL = 0;
Data_RequestNS = 0;
                Data RequestNE = 1;
                Data RequestNW = 0;
                LSEWtoN = "0010";
                break;
        case UpW:
                Data RequestNL = 0;
                Data_RequestNS = 0;
                Data_RequestNE = 0;
Data_RequestNW = 1;
                LSEWtoN = "0001";
                break;
        default:
                Data RequestNL = 0;
                Data_RequestNS = 0;
Data_RequestNE = 0;
                Data RequestNW = 0;
                LSEWtoN = "0000";
                break;
```

```
}
}
void Switching Allocator::outputDN(){
        switch (state_signalDN) {
case IDLEDN:
                Data RequestSL = 0;
                Data_RequestSN = 0;
Data_RequestSE = 0;
Data_RequestSW = 0;
                LNEWtoS = "0000";
                break;
        case DNCore:
                Data RequestSL = 1;
                Data_RequestSN = 0;
                Data RequestSE = 0;
                Data RequestSW = 0;
                LNEWtoS = "1000";
                break;
        case DNN:
                Data RequestSL = 0;
                Data RequestSN = 1;
                Data RequestSE = 0;
                Data RequestSW = 0;
                LNEWtoS = "0100";
                break;
        case DNE:
                Data_RequestSL = 0;
                Data RequestSN = 0;
                Data_RequestSE = 1;
                Data_RequestSW = 0;
                LNEWtoS = "0010";
                break;
        case DNW:
                Data_RequestSL = 0;
                Data RequestSN = 0;
                Data_RequestSE = 0;
                Data RequestSW = 1;
                LNEWtoS = "0001";
                break;
        default:
                Data_RequestSL = 0;
                Data RequestSN = 0;
                Data_RequestSE = 0;
                Data RequestSW = 0;
                LNEWtoS = "0000";
                break;
void Switching Allocator::outputRight(){
        switch (state signalRight) {
        case IDLER:
                Data_RequestEL = 0;
                Data RequestEN = 0;
                Data_RequestES = 0;
                Data RequestEW = 0;
```

```
LNSWtoE = "0000";
                break;
        case RCore:
                Data RequestEL = 1;
                 Data_RequestEN = 0;
                Data_RequestES = 0;
                Data RequestEW = 0;
                LNSWtoE = "1000";
                break;
        case RN:
                Data RequestEL = 0;
                 Data RequestEN = 1;
                Data RequestES = 0;
                 Data RequestEW = 0;
                LNSWtoE = "0100";
                break;
        case RS:
                Data_RequestEL = 0;
Data_RequestEN = 0;
                Data RequestES = 1;
                 Data RequestEW = 0;
                LNSWtoE = "0010";
                break;
        case RW:
                Data_RequestEL = 0;
                Data RequestEN = 0;
                Data_RequestEW = 1;
                LNSWtoE = "0001";
                break;
        default:
                 Data_RequestEL = 0;
                 Data RequestEN = 0;
                 Data RequestES = 0;
                Data_RequestEW = 0;
                LNSWtoE = "0000";
                break;
        }
void Switching Allocator::outputLeft() {
        switch (state_signalLeft) {
        case IDLELeft:
                Data_RequestWL = 0;
                Data RequestWN = 0;
                Data RequestWS = 0;
                Data_RequestWE = 0;
                LNSEtoW = "0000";
                break;
        case LCore:
                 Data RequestWL = 1;
                 Data RequestWN = 0;
                Data_RequestWS = 0;
Data_RequestWE = 0;
                LNSEtoW = "1000";
                break;
```

```
case LN:
               Data RequestWL = 0;
               Data RequestWN = 1;
               Data RequestWS = 0;
               Data RequestWE = 0;
               LNSEtoW = "0100";
               break;
       case LS:
               Data RequestWL = 0;
               Data_RequestWN = 0;
               Data RequestWS = 1;
               Data RequestWE = 0;
               LNSEtoW = "0010";
               break;
       case LE:
               Data RequestWL = 0;
               Data RequestWN = 0;
               Data RequestWS = 0;
               Data_RequestWE = 1;
               LNSEtoW = "0001";
               break;
       default:
               Data RequestWL = 0;
               Data_RequestWN = 0;
               Data RequestWS = 0;
               Data_RequestWE = 0;
               LNSEtoW = "0000";
               break;
void Switching Allocator::DataRequest() {
       Data RequestL = Data RequestNL | Data RequestSL | Data RequestEL | Data RequestWL;
       Data_RequestN = Data_RequestLN | Data_RequestSN | Data_RequestEN | Data_RequestWN;
       Data RequestS = Data RequestLS | Data RequestNS | Data RequestES | Data RequestWS;
       Data RequestE = Data RequestLE | Data RequestNE | Data RequestSE | Data RequestWE;
       Data RequestW = Data RequestLW | Data RequestNW | Data RequestSW | Data RequestEW;
```

1.5 Crossbar Switch

The implementation of crossbar switch is pretty straight forward. It receives a total of 20 input pins from the Switching Allocator. Local_to_North, Local_to_South... and all the possible combination.

Based on this input signal it forwards the data from input to output port.

The Block diagram of crossbar switch is shown in fig. 4.1




Fig. 4.1 Block Diagram of Crossbar Switch

CODE:

//crossbar_switch.h

```
#include "systemc.h"

SC MODULE(crossbar switch) {
    sc_in_clk clock;
    sc in<sc bv<32> >Local Input, North Input, South Input, East Input, West_Input;
    sc_in<sc_bv<4> > NSEWtoL, LSEWtoN, LNEWtoS, LNSWtoE, LNSEtoW;
    sc_out<sc_bv<32> > Local_output, North_output, South_output, East_output, West_output;

    sc_bv<32> Local_output_temp, North_output_temp, South_output_temp, East_output_temp,
    west_output_temp;
    sc_bv<32> temp1, temp2, temp3, temp4, temp5;
    sc_trace_file *wf;
```

```
void cross switch();
            void output flits();
            SC CTOR(crossbar switch) {
                        wf = sc create vcd trace file("crossbar switch");
                       sc_trace(wf, clock, "clock");
sc_trace(wf, Local_Input, "Local_Input");
                       sc trace(wf, North Input, "North Input");
                       sc_trace(wf, South_Input, "South_Input");
sc_trace(wf, East Input, "East Input");
sc_trace(wf, West_Input, "West_Input");
                       sc trace(wf, NSEWtoL, "NSEWtoL");
sc trace(wf, LSEWtoN, "LSEWtoN");
sc trace(wf, LNEWtoS, "LNEWtoS");
                       sc_trace(wf, LNSWtoE, "LNSWtoE");
                        sc trace(wf, LNSEtoW, "LNSEtoW");
                        sc trace(wf, Local output, "Local output");
                        sc_trace(wf, North_output, "North_output");
                       sc_trace(wf, North output, North output");
sc_trace(wf, South output, "South output");
sc_trace(wf, East output, "East output");
sc_trace(wf, West_output, "West_output");
                        sc_trace(wf, Local_output_temp, "Local_output_temp");
                       sc_trace(wf, North_output_temp, "North_output_temp");
sc_trace(wf, South output temp, "South output temp");
sc_trace(wf, East_output_temp, "East_output_temp");
sc_trace(wf, West_output_temp, "West_output_temp");
                        sc_trace(wf, temp1, "temp1");
                        sc_trace(wf, temp2, "temp2");
                       sc_trace(wf, temp3, "temp3");
sc_trace(wf, temp4, "temp4");
                        sc_trace(wf, temp5, "temp5");
                       SC_METHOD(cross_switch);
                       sensitive << clock.pos();
                       SC METHOD(output_flits);
                       sensitive << clock.pos();
            ~crossbar switch(){
                       sc_close_vcd_trace_file(wf);
};
```

//crossbar_switch.cpp

```
#include "crossbar_switch.h"

void crossbar_switch::cross_switch() {
    if (NSEWtoL.read() == "1000") {
        Local_output_temp = North_Input;
    }
    else if (NSEWtoL.read() == "0100") {
        Local_output_temp = South_Input;
    }
    else if (NSEWtoL.read() == "0010") {
        Local_output_temp = East_Input;
    }
    else if (NSEWtoL.read() == "0001") {
        Local_output_temp = West_Input;
    }
    else
        Local_output_temp = 0x000000000;

if (LSEWtoN.read() == "1000") {
        North_output_temp = Local_Input;
    }
    else if (LSEWtoN.read() == "0100") {
```

```
else if (LSEWtoN.read() == "0010") {
               North_output_temp = East_Input;
       else if (LSEWtoN.read() == "0001") {
               North_output_temp = West_Input;
       else
               North output temp = 0x00000000;
       if (LNEWtoS.read() == "1000") {
               South output temp = Local Input;
       else if (LNEWtoS.read() == "0100") {
               South_output_temp = North_Input;
       else if (LNEWtoS.read() == "0010") {
               South output temp = East Input;
       else if (LNEWtoS.read() == "0001") {
               South output temp = West Input;
       else
               South output temp = 0x00000000;
       if (LNSWtoE.read() == "1000") {
               East output temp = Local Input;
       else if (LNSWtoE.read() == "0100") {
               East output temp = North Input;
       else if (LNSWtoE.read() == "0010") {
               East output temp = South Input;
       else if (LNSWtoE.read() == "0001") {
               East output temp = West Input;
       else
               East output temp = 0x000000000;
       if (LNSEtoW.read() == "1000") {
               West_output_temp = Local_Input;
       else if (LNSEtoW.read() == "0100") {
               West_output_temp = North_Input;
       else if (LNSEtoW.read() == "0010") {
               West_output_temp = South_Input;
       else if (LNSEtoW.read() == "0001") {
               West_output_temp = East_Input;
       else
               West_output_temp = 0x000000000;
void crossbar_switch::output_flits(){
       if (Local_output_temp.range(31, 30) == "01"){
               Local_output = temp1;
               temp1 = Local output temp;
       else {
               Local output = Local_output_temp;
               temp1 = 0x00000000;
       if (North output temp.range(31, 30) == "01"){
               North_output = temp2;
               temp2 = North output temp;
```

North output temp = South Input;

```
else {
       North output = North output temp;
       temp2 = 0x00000000;
if (South output temp.range(31, 30) == "01"){
        South output = temp3;
        temp3 = South_output_temp;
else {
        South_output = South_output_temp;
        temp3 = 0 \times 000000000;
if (East output temp.range(31, 30) == "01"){
        East output = temp4;
        temp4 = East_output_temp;
else {
       East output = East output temp;
        temp4 = 0x000000000;
if (West output temp.range(31, 30) == "01"){
        West output = temp5;
        temp\overline{5} = West_output_temp;
else {
       West output = West output temp;
        temp5 = 0x00000000;
```

2. Router_16

It is used to connect the overall circuit, i.e. port map all the 16 NOC routers

CODE:

//router 16.h

```
#include "router.h"
SC MODULE (router 16) {
        sc in clk clock;
        sc_in<sc_bv<2> > XPresent1, YPresent1, XPresent2, YPresent2, XPresent3, YPresent3,
XPresent4, YPresent5, YPresent5, XPresent6, YPresent6, XPresent7, YPresent7,
XPresent8, YPresent8, XPresent9, YPresent9, XPresent10, YPresent10, XPresent11, YPresent11,
XPresent12, YPresent12, XPresent13, YPresent13, XPresent14, YPresent14, XPresent15, YPresent15,
XPresent16, YPresent16;
        sc_in<sc_bv<32> > Core_in_00, Core_in_10, Core_in_20, Core_in_30;
        sc in<sc bv<32> > Core in 01, Core in 11, Core in 21, Core in 31;
        sc_in<sc_bv<32> > Core_in_02, Core_in_12, Core_in_22, Core_in_32;
        sc in<sc bv<32> > Core in 03, Core in 13, Core in 23, Core in 33;
        sc in<br/>Score Credit in 00, Core Credit in 10, Core Credit in 20, Core Credit in 30;
       sc in<bool> Core Credit in 01, Core Credit in 11, Core Credit in 21, Core Credit in 31;
sc in<bool> Core Credit in 02, Core Credit in 12, Core Credit in 22, Core Credit in 32;
        sc in<br/>Score Credit in 03, Core Credit in 13, Core Credit in 23, Core Credit in 33;
        sc out<sc bv<32> > Core out 00, Core out 10, Core out 20, Core out 30;
        sc out<sc bv<32> > Core out 01, Core out 11, Core out 21, Core out 31;
        sc out<sc bv<32> > Core out 02, Core out 12, Core out 22, Core out 32;
```

```
sc out<sc bv<32> > Core out 03, Core out 13, Core out 23, Core out 33;
       sc out<bool> Core Credit out 00, Core Credit out 10, Core Credit out 20,
Core Credit out 30;
       sc out<bool> Core Credit out 01, Core Credit out 11, Core Credit out 21,
Core Credit out 31;
       sc out<bool> Core Credit out 02, Core Credit out 12, Core Credit out 22,
Core Credit out 32;
       sc_out<bool> Core_Credit_out_03, Core_Credit_out_13, Core_Credit_out_23,
Core Credit out 33;
       sc signal<sc bv<32> > flit 00 10, flit 10 20, flit 20 30, flit 30 20, flit 20 10,
flit 10 00;
       sc signal<sc bv<32> > flit 01 11, flit 11 21, flit 21 31, flit 31 21, flit 21 11,
flit 11 01;
       sc signal<sc bv<32> > flit 02 12, flit 12 22, flit 22 32, flit 32 22, flit 22 12,
flit 12 02;
       sc_signal<sc_bv<32> > flit_03_13, flit_13_23, flit_23_33, flit_33_23, flit_23_13,
flit 13 03;
       sc signal<sc bv<32> > flit 00 01, flit 01 02, flit 02 03, flit 03 02, flit 02 01,
flit 01 00;
       sc_signal<sc_bv<32> > flit_10_11, flit_11_12, flit_12_13, flit_13_12, flit_12_11,
flit 11 10;
       sc signal<sc bv<32> > flit 20 21, flit 21 22, flit 22 23, flit 23 22, flit 22 21,
flit 21 20;
       sc signal<sc bv<32> > flit 30 31, flit 31 32, flit 32 33, flit 33 32, flit 32 31,
flit 31 30;
       sc signal<bool> Credit 00 10, Credit 10 20, Credit 20 30, Credit 30 20, Credit 20 10,
Credit 10 00;
       sc_signal<bool> Credit_01_11, Credit_11_21, Credit_21_31, Credit_31_21, Credit_21_11,
Credit 11 01;
       sc signal<bool> Credit 02 12, Credit 12 22, Credit 22 32, Credit 32 22, Credit 22 12,
Credit 12 02;
       sc signal<br/><br/>bool> Credit 03 13, Credit 13 23, Credit 23 33, Credit 33 23, Credit 23 13,
Credit 13 03;
       sc signal<bool> Credit 00 01, Credit 01 02, Credit 02 03, Credit 03 02, Credit 02 01,
Credit 01 00;
       sc_signal<bool> Credit_10_11, Credit_11_12, Credit_12_13, Credit_13_12, Credit_12_11,
Credit 11 10;
       sc_signal<bool> Credit_20_21, Credit_21_22, Credit_22_23, Credit_23_22, Credit_22_21,
Credit 21 20;
       sc signal<br/>Credit 30 31, Credit 31 32, Credit 32 33, Credit 33 32, Credit 32 31,
Credit_31_30;
       //Dummy signals
       sc signal<sc bv<32> > dummy input 00 North, dummy input 10 North, dummy input 20 North,
dummy input 30 North;
       sc signal<sc bv<32> > dummy input 00 West, dummy input 01 West, dummy input 02 West,
dummy input 03 West;
       sc signal<sc bv<32> > dummy input 30 East, dummy input 31 East, dummy input 32 East,
dummy_input_33 East;
       sc_signal<sc_bv<32> > dummy_input_03_South, dummy_input_13_South, dummy_input_23_South,
dummy input 33 South;
       sc_signal<sc_bv<32> > dummy_output_00_North, dummy_output_10_North,
dummy output 20 North, dummy output 30 North;
       sc_signal<sc_bv<32> > dummy_output_00_West, dummy_output_01_West, dummy_output_02_West,
dummy output 03 West;
       sc signal<sc bv<32> > dummy output 30 East, dummy output 31 East, dummy output 32 East,
dummy output 33 East;
       sc signal<sc bv<32> > dummy output 03 South, dummy output 13 South,
dummy output 23 South, dummy output 33 South;
       sc signal <bool> dummy Credit in 00 North, dummy Credit in 10 North,
dummy Credit in 20 North, dummy Credit in 30 North;
       sc_signal<bool> dummy_Credit_in_00_West, dummy_Credit_in_01_West,
dummy Credit in 02 West, dummy Credit in 03 West;
```

```
sc signal <bool> dummy Credit in 30 East, dummy Credit in 31 East,
dummy Credit in 32 East, dummy Credit in 33 East;
        sc signal<bool> dummy Credit in 03 South, dummy Credit in 13 South,
dummy_Credit_in_23_South, dummy_Credit_in_33_South;
        sc signal<bool> dummy Credit out 00 North, dummy Credit out 10 North,
dummy Credit out 20 North, dummy Credit out 30 North;
        sc signal <bool> dummy Credit out 00 West, dummy Credit out 01 West,
dummy_Credit_out_02_West, dummy_Credit_out_03_West;
        sc signal < bool > dummy Credit out 30 East, dummy Credit out 31 East,
dummy Credit out 32 East, dummy Credit out 33 East;
        sc_signal<bool> dummy_Credit_out_03_South, dummy_Credit_out_13_South,
dummy Credit out 23 South, dummy Credit out 33 South;
        //pointers
        router *Router 00, *Router 10, *Router 20, *Router 30;
        router *Router_01, *Router_11, *Router_21, *Router_31;
router *Router_02, *Router_12, *Router_22, *Router_32;
        router *Router 03, *Router 13, *Router 23, *Router 33;
        SC CTOR(router 16) {
                 Router 00 = new router("Router1");
                 (*Router_00)(clock, XPresent1, YPresent1, Core_in_00, dummy_input_00_North,
flit 01 00, flit 10 00, dummy input 00 West, Core Credit in 00, dummy Credit in 00 North,
Credit 01 00, Credit 10 00, dummy Credit in 00 West, Core Credit out 00,
dummy Credit out 00 North, Credit 00 01, Credit 00 10, dummy Credit out 00 West, Core out 00,
dummy output 00 North, flit 00 01, flit 00 10, dummy_output_00_West);
                 Router 10 = new router("Router2");
                 (*Router_10)(clock, XPresent2, YPresent2, Core_in_10, dummy_input_10_North,
flit_11_10, flit_20_10, flit_00_10, Core_Credit_in_10, dummy_Credit_in_10_North, Credit_11_10,
Credit 20 10, Credit 00 10, Core Credit out 10, dummy Credit out 10 North, Credit 10 11, Credit 10 20, Credit 10 00, Core out 10, dummy output 10 North, flit 10 11, flit 10 20,
flit 10 00);
                 Router_20 = new router("Router3");
                 (*Router 20) (clock, XPresent3, YPresent3, Core in 20, dummy input 20 North,
flit_21_20, flit_30_20, flit_10_20, Core_Credit_in_20, dummy_Credit_in_20 North, Credit 21 20,
Credit_30_20, Credit_10_20, Core_Credit_out_20, dummy_Credit_out_20_North, Credit_20_21,
Credit 20 30, Credit 20 10, Core out 20, dummy output 20 North, flit 20 21, flit 20 30,
flit 20 10);
                 Router 30 = new router("Router4");
(*Router_30)(clock, XPresent4, YPresent4, Core_in_30, dummy_input_30_North, flit_31_30, dummy_input_30_East, flit_20_30, Core_Credit_in_30, dummy_Credit_in_30_North,
Credit 31 30, dummy Credit in 30 East, Credit 20 30, Core Credit out 30,
dummy_Credit_out_30_North, Credit_30_31, dummy_Credit_out_30_East, Credit_30_20, Core_out_30,
dummy output 30 North, flit 30 31, dummy output 30 East, flit 30 20);
                Router 01 = new router("Router5");
                 (*Router 01) (clock, XPresent5, YPresent5, Core in 01, flit 00 01, flit 02 01,
flit_11_01, dummy_input_01_West, Core_Credit_in_01, Credit_00_01, Credit_02_01, Credit_11_01, dummy_Credit_in_01_West, Core_Credit_out_01, Credit_01_00, Credit_01_02, Credit_01_11,
dummy Credit out 01 West, Core out 01, flit 01 00, flit 01 02, flit 01 11, dummy output 01 West);
                Router 11 = new router("Router6");
                 (*Router 11)(clock, XPresent6, YPresent6, Core in 11, flit 10 11, flit_12_11,
flit 21 11, flit 01 11, Core Credit in 11, Credit 10 11, Credit 12 11, Credit 21 11,
Credit 01 11, Core Credit out 11, Credit_11_10, Credit_11_12, Credit_11_21, Credit_11_01,
Core_out_11, flit_11_10, flit_11_12, flit_11_21, flit_11_01);
                 Router 21 = new router("Router7");
                 (*Router_21)(clock, XPresent7, YPresent7, Core_in_21, flit_20_21, flit_22_21,
flit 31 21, flit 11 21, Core_Credit_in_21, Credit_20_21, Credit_22_21, Credit_31_21,
Credit 11 21, Core Credit out 21, Credit 21 20, Credit 21 22, Credit 21 31, Credit 21 11, Core out 21, flit 21 20, flit 21 22, flit 21 31, flit 21 11);
                 Router 31 = new router("Router8");
                 (*Router 31)(clock, XPresent8, YPresent8, Core in 31, flit 30 31, flit 32 31,
dummy_input_31_East, flit_21_31, Core_Credit_in_31, Credit_30_31, Credit_32_31, dummy_Credit_in_31_East, Credit_21_31, Core_Credit_out_31, Credit_31_30, Credit_31_32,
dummy Credit out 31 East, Credit 31 21, Core out 31, flit 31 30, flit 31 32,
dummy_output_31_East, flit_31_21);
                Router 02 = new router("Router9");
                 (*Router 02)(clock, XPresent9, YPresent9, Core in 02, flit 01 02, flit 03 02,
flit_12_02, dummy_input_02_West, Core_Credit_in_02, Credit_01_02, Credit_03_02, Credit_12_02,
dummy Credit in 02 West, Core Credit out 02, Credit 02 01, Credit 02 03, Credit 02 12,
dummy Credit out 02 West, Core out 02, flit 02 01, flit 02 03, flit 02 12, dummy output 02 West);
```

```
Router 12 = new router("Router10");
                (*Router 12)(clock, XPresent10, YPresent10, Core in 12, flit 11 12, flit_13_12,
flit 22 12, flit 02 12, Core Credit in 12, Credit 11 12, Credit 13 12, Credit 22 12,
Credit 02 12, Core Credit out 12, Credit 12 11, Credit 12 13, Credit 12 22, Credit 12 02,
Core_out_12, flit_12_11, flit_12_13, flit_12_22, flit_12_02);
                Router 22 = new router("Router11");
                (*Router 22)(clock, XPresent11, YPresent11, Core in 22, flit 21 22, flit 23 22,
flit 32 22, flit 12 22, Core Credit in 22, Credit 21 22, Credit 23 22, Credit 32 22,
Credit_12_22, Core_Credit_out_22, Credit_22_21, Credit_22_23, Credit_22_32, Credit_22_12,
Core out 22, flit 22 21, flit 22 23, flit 22 32, flit 22 12);
Router 32 = new router("Router12");
                (*Router_32)(clock, XPresent12, YPresent12, Core_in_32, flit_31_32, flit_33_32,
dummy_input_32_East, flit_22_32, Core_Credit_in_32, Credit_31_32, Credit_33_32,
dummy Credit in 32 East, Credit 22 32, Core Credit out 32, Credit 32 31, Credit_32_33,
dummy Credit out 32 East, Credit 32 22, Core out 32, flit 32 31, flit 32 33,
dummy output 32 East, flit 32 22);
               Router 03 = new router("Router13");
                (*Router_03)(clock, XPresent13, YPresent13, Core in 03, flit 02 03,
dummy_input_03_South, flit_13_03, dummy_input_03_West, Core_Credit_in_03, Credit_02_03,
dummy_Credit_in_03_South, Credit_13_03, dummy_Credit_in_03_West, Core_Credit_out_03,
Credit 03 02, dummy Credit out 03 South, Credit 03 13, dummy Credit out 03 West, Core out 03,
flit 03 02, dummy output 03 South, flit 03 13, dummy output 03 West);
               Router_13 = new router("Router14");
                (*Router 13) (clock, XPresent14, YPresent14, Core in 13, flit 12 13,
dummy input 13 South, flit 23 13, flit 03 13, Core Credit in 13, Credit 12 13,
dummy Credit in 13 South, Credit 23 13, Credit 03 13, Core Credit out 13, Credit 13 12,
dummy Credit out 13 South, Credit 13 23, Credit 13 23, Core_out_13, flit_13_12,
dummy output 13 South, flit 13 23, flit 13 03);
                Router 23 = new router("Router15");
                (*Router_23)(clock, XPresent15, YPresent15, Core_in_23, flit_22_23,
dummy_input_23_South, flit_33_23, flit_13_23, Core_Credit_in_23, Credit_22_23, dummy_Credit_in_23_South, Credit_33_23, Credit_13_23, Core_Credit_out_23, Credit_23_22,
dummy Credit out 23 South, Credit 23 33, Credit 23 13, Core out 23, flit 23 22,
(*Router 33)(clock, XPresent16, YPresent16, Core_in_33, flit_32_33,
dummy_input_33_South, dummy_input_33_East, flit_23_33, Core_Credit_in_33, Credit_32_33,
dummy_Credit_in_33_South, dummy_Credit_in_33_East, Credit_23_33, Core_Credit_out_33, Credit_33_32, dummy_Credit_out_33_South, dummy_Credit_out_33_East, Credit_33_23, Core_out_33,
flit 33 32, dummy output 33 South, dummy output 33 East, flit 33 23);
        ~router 16(){
                delete Router 00; delete Router 10; delete Router 20; delete Router 30;
               delete Router_01; delete Router_11; delete Router_21; delete Router_31;
                delete Router 02; delete Router 12; delete Router 22; delete Router 32;
               delete Router_03; delete Router_13; delete Router_23; delete Router_33;
};
```

3. Router testbench

Drives the router with appropriate inputs specially to check what happens when collision occurs, other such cases.

//router_16_tb.cpp

```
sc signal<sc bv<32> > Core in 02, Core in 12, Core in 22, Core in 32;
       sc signal<sc bv<32> > Core in 03, Core in 13, Core in 23, Core in 33;
       sc signal<bool> Core_Credit_in_00, Core_Credit_in_10, Core_Credit_in_20,
Core Credit in 30;
       sc signal <bool > Core Credit in 01, Core Credit in 11, Core Credit in 21,
Core Credit in 31;
       sc signal<br/>
<br/>
Core Credit in 02, Core Credit in 12, Core Credit in 22,
Core_Credit_in_32;
       sc signal <bool > Core Credit in 03, Core Credit in 13, Core Credit in 23,
Core_Credit_in_33;
       sc_signal<sc_bv<32> > Core_out_00, Core_out_10, Core_out_20, Core_out_30;
       sc signal<sc bv<32> > Core out 01, Core out 11, Core out 21, Core out 31;
       sc signal<sc bv<32> > Core out 02, Core out 12, Core out 22, Core out 32;
       sc signal<sc bv<32> > Core out 03, Core out 13, Core out 23, Core out 33;
       sc_signal<bool> Core_Credit_out_00, Core_Credit_out_10, Core_Credit_out_20,
Core Credit out 30;
       sc signal <br/> Core Credit out 01, Core Credit out 11, Core Credit out 21,
Core Credit out 31;
       sc signal <bool> Core Credit out 02, Core Credit out 12, Core Credit out 22,
Core_Credit_out_32;
       sc signal<br/>
Score Credit out 03, Core Credit out 13, Core Credit out 23,
Core Credit out 33;
       // Connect the DUT
       router 16 DUT("Wave");
       DUT << clock << XPresent1 << YPresent1 << YPresent2 << YPresent2 << YPresent3 <<
YPresent3 << XPresent4 << YPresent5 << YPresent5 << YPresent6 << YPresent6 <<
XPresent7 << YPresent8 << YPresent8 << XPresent9 << YPresent10 <<
YPresent10 << XPresent11 << YPresent11 << YPresent12 << YPresent12 << YPresent13 <<
XPresent14 << YPresent15 << YPresent15 << YPresent16 << YPresent16 << Ore in 00 <<
Core in 10 << Core in 20 << Core in 30
               << Core_in_01 << Core_in_11 << Core_in_21 << Core_in_31</pre>
               << Core in 02 << Core in 12 << Core in 22 << Core in 32
               << Core_in_03 << Core_in_13 << Core_in_23 << Core_in_33</pre>
               << Core Credit in 00 << Core Credit in 10 << Core Credit in 20 <<
Core Credit in 30
               << Core Credit in 01 << Core Credit in 11 << Core Credit in 21 <<
Core_Credit_in_31
               << Core Credit in 02 << Core Credit in 12 << Core Credit in 22 <<
Core_Credit_in_32
               << Core Credit in 03 << Core Credit in 13 << Core Credit in 23 <<
Core Credit in 33
               << Core_out_00 << Core_out_10 << Core_out_20 << Core_out_30
               << Core out 01 << Core out 11 << Core out 21 << Core out 31
               << Core_out_02 << Core_out_12 << Core_out_22 << Core_out_32
               << Core_out_03 << Core_out_13 << Core_out_23 << Core_out_33</pre>
               << Core Credit out 00 << Core Credit out 10 << Core Credit out 20 <<
Core Credit out 30
               \stackrel{<}{	ext{<}} Core Credit out 01 << Core Credit out 11 << Core Credit out 21 <<
Core Credit out 31
               Core Credit out 02 << Core Credit out 12 << Core Credit out 22 <<</p>
Core_Credit_out_32
               << Core Credit out 03 << Core Credit out 13 << Core Credit out 23 <<
Core_Credit_out_33;
       sc start(0, SC US);
       // Open VCD file
       sc trace file *wf = sc create vcd trace file("wave");
       // Dump the desired signals
       sc trace(wf, clock, "clock");
       sc trace(wf, Core in 00, "Core in 00");
       sc_trace(wf, Core_in_10, "Core_in_10");
sc_trace(wf, Core_in_20, "Core_in_20");
       sc_trace(wf, Core in 30, "Core in 30");
       sc trace(wf, Core in 01, "Core in 01");
       sc_trace(wf, Core_in_11, "Core_in_11");
```

```
sc_trace(wf, Core_in_21, "Core_in_21");
sc trace(wf, Core in 31, "Core in 31");
sc trace(wf, Core in 02, "Core in 02");
sc_trace(wf, Core_in_12, "Core_in_12");
sc_trace(wf, Core_in_22, "Core_in_22");
sc_trace(wf, Core_in_32, "Core_in_32");
sc_trace(wf, Core_in_03, "Core_in_03");
sc trace(wf, Core in 13, "Core in 13");
sc_trace(wf, Core_in_23, "Core_in_23");
sc_trace(wf, Core_in_33, "Core_in_33");
sc trace(wf, Core Credit in 00, "Core Credit in 00");
sc_trace(wf, Core_Credit_in_10, "Core_Credit_in_10");
sc trace(wf, Core Credit in 20, "Core Credit in 20");
sc_trace(wf, Core_Credit_in_30, "Core_Credit_in_30");
sc trace(wf, Core Credit in 01, "Core Credit in 01");
sc_trace(wf, Core_Credit_in_11, "Core_Credit_in_11");
sc_trace(wf, Core_Credit_in_21, "Core_Credit_in_21");
sc trace (wf, Core Credit in 31, "Core Credit in 31");
sc trace(wf, Core Credit in 02, "Core Credit in 02");
sc trace(wf, Core Credit in 12, "Core Credit in 12");
sc_trace(wf, Core_Credit_in_22, "Core_Credit_in_22");
sc_trace(wf, Core_Credit_in_32, "Core_Credit_in_32");
sc trace(wf, Core Credit in 03, "Core Credit in 03");
sc_trace(wf, Core_Credit_in_13, "Core_Credit_in_13");
sc_trace(wf, Core_Credit_in_23, "Core_Credit_in_23");
sc_trace(wf, Core_Credit_in_33, "Core_Credit_in_33");
sc_trace(wf, Core_out_00, "Core_out_00");
sc_trace(wf, Core_out_10, "Core_out_10");
sc_trace(wf, Core_out_20, "Core out 20");
sc trace(wf, Core out 30, "Core out 30");
sc trace(wf, Core out 01, "Core out 01");
sc trace(wf, Core out 11, "Core out 11");
sc trace(wf, Core out 21, "Core out 21");
sc trace(wf, Core out 21, "Core out 21");
sc trace(wf, Core out 31, "Core out 31");
sc_trace(wf, Core_out_02, "Core_out_02");
sc trace(wf, Core out 12, "Core out 12");
sc_trace(wf, Core_out_22, "Core_out_22");
sc trace (wf, Core out 32, "Core out 32");
sc_trace(wf, Core_out_03, "Core_out_03");
sc trace (wf, Core out 13, "Core out 13");
sc_trace(wf, Core_out_23, "Core out 23");
sc_trace(wf, Core_out_33, "Core_out_33");
sc trace(wf, Core Credit out 00, "Core Credit out 00");
sc_trace(wf, Core Credit out 10, "Core Credit out 10");
sc trace(wf, Core Credit out 20, "Core Credit out 20");
sc_trace(wf, Core_Credit_out_30, "Core Credit out 30");
sc_trace(wf, Core_Credit_out_01, "Core_Credit_out_01");
sc_trace(wf, Core_Credit_out_11, "Core_Credit_out_11");
sc_trace(wf, Core_Credit_out_21, "Core_Credit_out_21");
sc trace (wf, Core Credit out 31, "Core Credit out 31");
sc trace(wf, Core Credit out 02, "Core Credit out 02");
sc_trace(wf, Core Credit out 12, "Core Credit out 12");
sc_trace(wf, Core Credit out 12, "Core Credit out 12");
sc_trace(wf, Core Credit out 22, "Core Credit out 22");
sc_trace(wf, Core Credit out 32, "Core Credit out 32");
sc_trace(wf, Core_Credit_out_03, "Core_Credit_out_03");
sc_trace(wf, Core_Credit_out_13, "Core_Credit_out_13");
sc_trace(wf, Core_Credit_out_23, "Core_Credit_out_23");
```

```
sc trace(wf, Core Credit out 33, "Core Credit out 33");
        sc trace(wf, DUT.flit 00 10, "flit 00 10");
        sc trace(wf, DUT.flit 10 20, "flit 10 20");
        sc_trace(wf, DUT.flit_20_30, "flit_20_30");
        sc_trace(wf, DUT.flit_30_31, "flit_30_31");
sc_trace(wf, DUT.flit_31_32, "flit_31_32");
        sc trace(wf, DUT.flit 32 33, "flit 32 33");
        sc_trace(wf, DUT.flit_11_21, "flit_11_21");
sc_trace(wf, DUT.flit_21_31, "flit_21_31");
        sc_trace(wf, DUT.Router_31->input_portW->input_flit, "input flitW");
        sc_trace(wf, DUT.Router_31->input_portW->Virtual_buffer, "Virtual_bufferW");
sc_trace(wf, DUT.Router_31->input_portW->output_flit, "output_flitW");
        sc trace(wf, DUT.Router 31->input portW->Data Request routing, "Data Request routingW");
        sc trace(wf, DUT.Router 31->input portW->Data Request switching,
"Data Request switchingW");
        sc trace(wf, DUT.Router 31->input portW->Data Request, "Data RequestW");
        sc trace(wf, DUT.Router 31->routing->MoveDownW, "MoveDownW");
        sc_trace(wf, DUT.Router_31->Switching->Data_RequestSW, "Data_RequestSW");
sc_trace(wf, DUT.Router_31->Switching->countS, "countS");
        sc trace(wf, DUT.Router 31->crossbar->West Input, "West Input8");
        sc_trace(wf, DUT.Router_31->crossbar->South_output_temp, "South_output_temp8");
        sc_trace(wf, DUT.Router_31->crossbar->South_output, "South_output8");
sc_trace(wf, DUT.Router_31->crossbar->North_Input, "North_Input8");
        sc trace(wf, DUT.Router 31->input portN->input flit, "input flitN");
        sc trace(wf, DUT.Router 31->input portN->Virtual buffer, "Virtual bufferN");
        sc trace(wf, DUT.Router 31->input portN->output flit, "output flitN");
        sc_trace(wf, DUT.Router_31->input_portN->Data_Request_routing, "Data_Request_routingN");
        sc trace(wf, DUT.Router 31->input portN->Data Request switching,
"Data_Request_switchingN");
        sc trace(wf, DUT.Router 31->input portN->Data Request, "Data RequestN");
        sc_trace(wf, DUT.Router_31->routing->MoveDownN, "MoveDownN");
        sc trace(wf, DUT.Router 31->Switching->Data RequestSN, "Data RequestSN");
        sc_trace(wf, DUT.Router_32->input_portN->input_flit, "input_flitN12");
        sc trace(wf, DUT.Router 32->input portN->Virtual buffer, "Virtual bufferN12");
        sc_trace(wf, DUT.Router_32->input_portN->output_flit, "output_flitN12");
sc_trace(wf, DUT.Router_32->input_portN->credit_out, "credit_outN12");
sc_trace(wf, DUT.Router_32->routing->MoveCoreN, "MoveCoreN12");
        sc_trace(wf, DUT.Router_32->Switching->Data RequestLN, "Data RequestLN12");
        sc_trace(wf, DUT.Router_32->crossbar->North_Input, "cross_North_Input");
        sc trace(wf, DUT.Router 32->crossbar->Local output temp, "cross Local output temp");
        sc_trace(wf, DUT.Router_32->crossbar->Local_output, "cross_Local_output");
        // Initialize all variables
        XPresent1 = "00"; YPresent1 = "00";
        XPresent2 = "01"; YPresent2 = "00";
        XPresent3 = "10"; YPresent3 = "00";
        XPresent4 = "11"; YPresent4 = "00";
        XPresent5 = "00"; YPresent5 = "01";
        XPresent6 = "01"; YPresent6 = "01";
        XPresent7 = "10"; YPresent7 = "01";
        XPresent8 = "11"; YPresent8 = "01";
        XPresent9 = "00"; YPresent9 = "10";
        XPresent10 = "01"; YPresent10 = "10";
        XPresent11 = "10"; YPresent11 = "10";
        XPresent12 = "11"; YPresent12 = "10";
        XPresent13 = "00"; YPresent13 = "11";
        XPresent14 = "01"; YPresent14 = "11";
        XPresent15 = "10"; YPresent15 = "11";
        XPresent16 = "11"; YPresent16 = "11";
        Core in 00 = 0x40FABCDE; //from 00 to 33
        Core in 03 = 0x43CABCDE; //from 03 to 30
```

```
Core in 11 = 0x45EFFFAA; //from 11 t0 32
Core in 12 = 0x46012345; //from 12 to 00
Core in 23 = 0 \times 0000000000;
sc start(80, SC US);
Core_in_00 = 0x856789AB;
Core in 03 = 0 \times 865677 AC;
Core_in_11 = 0x804FBBAA;
Core in 12 = 0 \times 88912345;
Core_in_23 = 0x4B2ABEFA; //from 23 to 02
sc start(80, SC US);
Core in 00 = 0 \times 91234567;
Core in 03 = 0x912377AC;
Core in 11 = 0x945FFAAA;
Core_in_12 = 0x96123457;
Core in 23 = 0x884ABAFF;
sc_start(80, SC_US);
Core_in_00 = 0xAABCDEF1;
Core_in_03 = 0xA67897AC;
Core in 11 = 0xC012FBCA;
Core in 12 = 0xCAAFF123;
Core_in_23 = 0x944ABAAA;
sc_start(80, SC_US);
Core in 00 = 0xB3456789;
Core_in_03 = 0xB65677AC;
Core in 11 = 0 \times 000000000;
Core_in_12 = 0x00000000;
Core in 23 = 0xC213464A;
Core_Credit_in_33 = 1;
Core_Credit_in_32 = 1;
sc_start(80, SC_US);
Core_in_00 = 0xC7891412;
Core in 03 = 0xC65677AC;
Core_in_23 = 0x000000000;
sc_start(80, SC_US);
Core_in_00 = 0x00000000;
Core_in_03 = 0x00000000;
sc_start(240, SC_US);
sc_start(1600, SC_US);
Core Credit in 33 = 0;
Core Credit in 32 = 0;
sc_start(720, SC_US);
sc_close_vcd_trace_file(wf);
return 0;// Terminate simulation
```