Assignment 1:

Submission Deadline: Jan 23, 2016 (Saturday) 11:55 pm

Description of design:

Design a signed 8-bit (8 bit inputs and 16-bit output) booth encoded multiplier. Use Structural VHDL for the design. Controller can be defined using behavioural code. You are also required to write test bench to verify your design.