# A B.TECH. PROJECT REPORT ON

# IMPLEMENTATION OF SPEECH RECOGNITION IN RESOURCE CONSTRAINED ENVIRONMENTS

UNDER THE GUIDANCE OF

Dr. R. Mitra Dr. D.K. Mehra

Professor Professor

SUBMITTED BY

DEVESH NEMA KEERTHI RAGHAVAN SANDEEP AGRAWAL



ELECTRONICS AND COMPUTER ENGINEERING DEPARTMENT
INDIAN INSTITUTE OF TECHNOLOGY ROORKEE
ROORKEE – 247667

# **ACKNOWLEDGEMENTS**

We would like to place on record our deep appreciation and gratitude towards our advisors **Prof. R. Mitra** and **Prof. D.K. Mehra** for guiding us in this our project. We also want to express our heartfelt thanks to **Mr. Solomon Raju** who provided us with invaluable help in porting our software solution on to a hardware platform.

We would also like to thank **Prof. Lawrence Rabiner** of the Univ. of California Santa Barbara whose paper inspired us to use Hidden Markov Models in our effort to make an efficient and robust speech recognition system.

**Devesh Nema** 

Keerthi Raghavan

Sandeep Agrawal

# CANDIDATES' DECLARATION

We hereby certify that the work which is being presented in this project entitled 'Implementation of Speech Recognition in Resource Constrained Environments' in partial fulfillment of the requirement for the award of the degree of Bachelor of Technology in Electronics and Communication Engineering, IIT Roorkee is an authentic record of our own work carried out over a period of two semesters under the able guidance of Prof. R.Mitra and Prof D.K.Mehra. The matter embodied in this project report has not been submitted by us for the award of any other degree.

May 16<sup>th</sup> 2006

**Devesh Nema** 

Keerthi Raghavan

Sandeep Agrawal

This is to certify that the above statement made by the candidates is correct to the best of our knowledge.

May 16, 2006

(Dr. R.Mitra)

(Dr. D.K. Mehra)

Professor

Professor

Dept. of Electronics

Dept. of Electronics

& Computer Engg.

& Computer Engg.

IIT Roorkee

IIT Roorkee

# **CONTENTS**

Abstract	5
Project Philosophy	6
A brief introduction to Speech Recognition	7
1. Theory of Hidden Markov Models	11
1.1 Discrete Markov Processes	11
1.2 Coin Toss Model	13
1.3 Elements of an HMM	16
1.4 The Three Basic Problems for HMMs	17
1.5 Isolated Word Recognition	19
2. Implementation of the Isolated Word Recognizer	21
2.1 Linear Predictive Coding (LPC)	22
2.2 Vector Quantization (VQ)	27
2.3 Baum-Welch Algorithm	34
2.4 Viterbi Algorithm for Maximum Likelihood computation	39
Software Test Results	41
3. Implementation of the Viterbi algorithm on a	42
Field Programmable Gate Array	
3.1 A Brief introduction to VHDL and FPGAs	42
3.2 A Brief Introduction to Field Programmable Gate Arrays	44
3.3 FPGA Implementation of the Viterbi algorithm	47
3.4 Issues faced during hardware design and synthesis	48
Hardware Simulation Test Results	50
Conclusions	51
References	52
Appendix – A MATLAB code for Speech Recognition	53
Appendix – B VHDL code for the Viterbi algorithm	63
Appendix – C Synthesis Report	99

# **ABSTRACT**

With the emergence of ubiquitous computing powered by state of the art technology, a constant need has been felt for more convenient methods to input data and commands to a computing device. As the size of the computing devices is decreasing exponentially with time, more sophisticated techniques of human computer interfaces such as speech are fast evolving. The project is an attempt to fulfill the gap between the current speech recognition technology and embedded systems.

The initial objective of the project will be the implementation of a speech recognition engine using Hidden Markov Models. This would involve the design of an efficient MATLAB code on a PC. This phase of the project will involve the development of a limited domain recognition engine spanning numerals only. The subsequent step will involve porting this engine to a Resource Constrained environment such as an FPGA kit. The long term aim would be to eliminate the PC altogether and build a stand-alone system. The recognition engine should contain the capability to be extended to span the entire vocabulary of English language.

Throughout the development, measures will be taken to keep the memory requirement and the processing time of the software as small as possible.

# PROJECT PHILOSOPHY

Every Speech Recognition system must be judged on two basic factors which govern its usability – Accuracy and Speed. Unfortunately, one of them almost invariably comes at the cost of the other. A higher accuracy rate implies a wider training sequence and a higher number of iterations in the learning algorithm, all of which would necessarily take a far greater number of clock cycles in a standard processor setting.

The solution, which we have envisaged in the course of this project, is to introduce a degree of parallelism in the methodology - thereby reducing the number of clock cycles required for its implementation. This is possible when we port the recognition phase of the system onto an FPGA. The Viterbi algorithm used for the recognition is inherently dependent on a log-likelihood condition involving only 'add' operations making it ideal for hardware implementation.

On the other hand, accuracy remains an important objective of our project. The precision of the Hidden Markov Model approach that we have used depends almost entirely on the model parameters for every isolated word which needs to be calculated at the very outset. To improve accuracy, we calculate these parameters in a MATLAB environment deriving our results on a large number of test sequences recorded in a typical noisy environment. Once obtained, these parameters are then transferred onto the FPGA, making it capable of functioning independent of the computer. Any new words in the dictionary can be subsequently easily added by calculating the parameters in MATLAB and shifting them to the FPGA.

.

# A BRIEF INTRODUCTION TO SPEECH RECOGNITION

Real time continuous speech recognition is a computationally demanding task, and one which tends to benefit from increasing the available computing resources.

A typical speech recognition system starts with a preprocessing stage, which takes a speech waveform as its input, and extracts from it feature vectors or observations which represent the information required to perform recognition. This stage is efficiently performed by software. The second stage is recognition, or decoding, which is performed using a set of phoneme-level statistical models called hidden Markov models (HMMs). Word-level acoustic models are formed by concatenating phone-level models according to a pronunciation dictionary. These word models are then combined with a language model, which constrains the recognizer to recognize only valid word sequences. The decoder stage is computationally expensive.

Although there exist software implementations that are capable of real time performance, there are several reasons why it is worth using hardware acceleration to achieve much faster decoding. Firstly, there exist real telephony-based applications used for call-centers (e.g. the AT&T "How may I help you?" system), where, the speech recognizer is required to process a large number of spoken queries in parallel. Secondly, there are non-real time applications, such as off-line transcription of dictation, where the ability of a single system to process multiple speech streams in parallel may offer a significant financial advantage. Thirdly, the additional processing power offered by an FGPA could be used for real-time implementation of the "next generation" of speech recognition algorithms, which are currently being developed in laboratories. These achieve superior performance but are much more complex and computationally expensive than current methods.

The figure below shows a block diagram of a pattern recognition approach to a continuous speech recognition system.




Fig 1: Block diagram of a continuous speech recognizer

The key signal processing steps include the following:

- 1) **Feature Analysis**: A spectral and/or temporal analysis of the speech signal is performed to give observation vectors which can be used to train the HMMs which characterize various speech sounds.
- 2) Unit Matching System: First a choice of speech recognition unit must be made. Possibilities include linguistically based sub-word units such as phones (or phone-like units), diphones, demisyllables, and syllables, as well as derivative units such as phenemes, phenones, and acoustic units. Other possibilities include whole word units, and even units which correspond to a group of 2 or more words (e.g., and an, in the, of a, etc). Generally, the less complex the unit (e.g., phones), the fewer of them there are in the language, and the more complicated (variable) their structure in continuous speech. For large vocabulary speech recognition (involving 1000 or more words), the use of sub-word speech units is almost mandatory as it would be quite difficult to record an adequate training set for designing HMMs for units of the size of words or larger. However, for specialized applications (e.g., small vocabulary, constrained task), it is both reasonable and practical to consider the word as a basic speech unit. Independent of the unit chosen for recognition, an inventory of such units must be obtained via training. Typically each

such unit is characterized by some type of HMM whose parameters are estimated from a training set of speech data. The unit matching system provides the likelihoods of a match of all sequences of speech recognition units to the unknown input speech. Techniques for providing such match scores, and in particular determining the best match score (subject to lexical and syntactic constraints of the system) include the stack decoding procedure, various forms of frame synchronous path decoding, and a lexical access scoring procedure.

- 3) Lexical Decoding: This process places constraints on the unit matching system so that the paths investigated are those corresponding to sequences of speech units which are in a word dictionary (a lexicon). This procedure implies that the speech recognition word vocabulary must be specified in terms of the basic units chosen for recognition. Such a specification can be deterministic (e.g., one or more finite state networks for each word in thevocabulary) or statistical (e.g., probabilities attached to the arcs in the finite state representation of words). In the case where the chosen units are words (or word combinations), the lexical decoding step is essentially eliminated and the structure of the recognizer is greatly simplified.
- 4) Syntactic Analysis: This process, much like lexical decoding, places further constraints on the unit matching system so that the paths investigated are those corresponding to speech units which comprise words (lexical decoding) and for which the words are in a proper sequence as specified by a word grammar. Such a word grammar can again be represented by a deterministic finite state network (in which all word combinations which are accepted by the grammar are enumerated), or by a statistical grammar (e.g., a trigram word model in which probabilities of sequences of 3 words in a specified order are given). For some command and control tasks, only a single word from a finite set of equiprobable is required to be recognized and therefore the grammar is either trivial or unnecessary. Such tasks are often referred to as isolated word speech recognition tasks. For other applications (e.g., digit sequences) very simple grammars are often adequate (e.g., any digit can be spoken and followed by any other digit). Finally there are tasks for which the grammar is a dominant factor and, although it adds a great deal of constraint to the recognition process, it greatly improves recognition performance

by the resulting restrictions on the sequence of speech units which are valid recognition candidates.

5) Semantic Analysis: This process, again like the steps of syntactic analysis and lexical decoding, adds further constraints to the set of recognition search paths. One way in which semantic constraints are utilized is via a dynamic model of the state of the recognizer. Depending on the recognizer state certain syntactically correct input strings are eliminated from consideration. This again serves to make the recognition task easier and leads to higher performance of the system.

# 1. THEORY OF HIDDEN MARKOV MODELS

**The Hidden Markov Model** approach is a popular and effective tool to solve the Isolated Word Recognition problem. A brief introduction is provided explaining the basic mathematical theory, followed by an explanation of how the mathematics has a role to play in Speech Recognition.

# 1.1 DISCRETE MARKOV PROCESSES

Consider a system which may be described at any time as being in one of a set of N distinct states,  $S_1$ ,  $S_2$ ...,  $S_N$ , as illustrated in Fig. 1 (where N = 5 for simplicity). At regularly spaced discrete times, the system undergoes a change of state (possibly back to the same state) according to a set of probabilities associated with the state. We denote the time instants associated with state changes as  $t = 1, 2, \ldots$ , and we denote the actual state at time t as  $q_t$ .




Fig 2: A Markov chain with 5 states (labeled  $S_1$  to  $S_5$ ) with selected state transitions

A full probabilistic description of the above system would, in general, require specification of the current state (at time *t*), as well as all the predecessor states. For the special case of a discrete, first order, Markov chain, this probabilistic description is truncated to just the current and the predecessor state, i.e.,

$$P[q_t = S_j | q_{t-1} = S_i, q_{t-2} = S_k,...]$$

$$= P[q_t = S_i | q_{t-1} = S_i].$$
(1)

Further more we only consider those processes in which the right-hand side of (1) is independent of time, thereby leading to the set of state transition probabilities  $a_{ij}$  of the form

$$a_{ij} = P[q_t = S_j | q_{t-1} = S_i].$$
  $1 \le i, j \le N$  (2)

with the state transition coefficients having the properties

$$a_{ij} \ge 0 \tag{3}$$

$$\sum_{j=1}^{N} a_{ij} = 1 (4)$$

since they obey standard stochastic constraints.

The above stochastic process could be called an observable Markov model since the output of the process is the set of states at each instant of time, where each state corresponds to a physical (observable) event.

### 1.2 COIN TOSS MODEL

Assume the following scenario. You are in a room with a barrier (e.g., a curtain) through which you cannot see what is happening. On the other side of the barrier is another person who is performing a coin (or multiple coins) tossing experiment. The other person will not tell you anything about what he is doing exactly; he will only tell you the result of each coin flip. Thus a sequence of hidden coin tossing experiments is performed, with the observation sequence consisting of a series of heads and tails; e.g., a typical observation sequence would be

$$O = O_1 O_2 O_3 \dots O_T$$
  
= H, H, T, T, T, H...

where H stands for heads and T stands for tails. Given the above scenario, the problem of interest is how do we build an HMM to explain (model) the observed sequence of heads and tails. The first problem one faces is deciding what the states in the model correspond to, and then deciding how many states should be in the model. One possible choice would be to assume that only a single biased coin was being tossed. In this case we could model the situation with a 2-state model where each state corresponds to a side of the coin (i.e., heads or tails). This model is depicted in Fig. 3(a). In this case the Markov model is observable, and the only issue for complete specification of the model would be to decide on the best value for the bias (i.e., the probability of, say, heads). Interestingly, an equivalent HMM to that of Fig. 3(a) would be a degenerate 1-state model, where the state corresponds to the single biased coin, and the unknown parameter is the bias of the coin.

A second form of HMM for explaining the observed sequence of coin toss outcome is given in Fig. 3(b). In this case there are 2 states in the model and each state corresponds to a different, biased, coin being tossed. Each state is characterized by a probability distribution of heads and tails, and transitions between states are characterized by a state transition matrix. The physical mechanism which accounts for how state transitions are selected could itself be a set of independent coin tosses, or some other probabilistic event.

A third form of HMM for explaining the observed sequence of coin toss outcomes is given in Fig. 3(c). This model corresponds to using 3 biased coins, and choosing from among the three, based on some probabilistic event.




Fig 3: Three possible Markov models which can account for the results of hidden coin tossing experiments. (a) I-coin model. (b) 2-coins model. (c) 3-coins model.

Given the choice among the three models shown in Fig. 3 for explaining the observed sequence of heads and tails, a natural question would be which model best matches the actual observations. It should be clear that the simple I-coin model of Fig. 3(a) has only 1 unknown parameter; the 2-coin model of Fig. 3(b) has 4 unknown parameters; and the 3-coin model of Fig. 3(c) has 9 unknown parameters. Thus, with the greater degrees of freedom, the larger HMMs would seem to inherently be more capable of modeling a series of coin tossing experiments than would equivalently smaller models.

# 1.3 ELEMENTS OF AN HMM

We now formally define the elements of an HMM, and explain how the model generates observation sequences. An HMM is characterized by the following:

- 1) N, the number of states in the model. Although the states are hidden, for many practical applications there is often some physical significance attached to the states or to sets of states of the model. Generally the states are interconnected in such a way that any state can be re ached from any other state (e.g., an ergodic model). We denote the individual states as  $S = \{S_1, S_2, \ldots, S_N\}$ , and the state at time t as  $q_t$ .
- 2) *M*, the number of distinct observation symbols per state, i.e., the discrete alphabet size. The observation symbols correspond to the physical output of the system being modeled. We denote the individual symbols as

$$V = \{v_1, v_2, \dots, v_M\}$$

3) The state transition probability distribution  $\mathbf{A} = \{\mathbf{a}_{ij}\}$  where

$$a_{ij} = P[q_{t+1} = S_j | q_t = S_i], \quad 1 \le i, j \le N.$$

For the special case where any state can reach any other state in a single step, we have  $a_{ij} > 0$  for all i, j. For other types of HMMs, we would have  $a_{ij} = 0$  for one or more (i,j) pairs.

4) The observation symbol probability distribution in state j,  $B = \{b_i(k)\}$ , where

$$b_i(k) = p[v_k \text{ at } t | q_t = S_i],$$
  $1 \le j \le N, \ 1 \le k \le M$ 

# 1.4 THE THREE BASIC PROBLEMS FOR HMMS

Given the form of HMM of the previous section, there are three basic problems of interest that must be solved for the model to be useful in real-world applications. These problems are the following:

- **Problem 1**: Given the observation sequence  $0 = O_1 O_2 ... O_T$ , and a model  $\lambda = (A, B, \Pi)$ , how do we efficiently compute  $P(O|\lambda)$ , the probability of the observation sequence, given the model?
- **Problem 2:** Given the observation sequence  $O = O_1 O_2 ... O_T$ , and the model  $\lambda$ , how do we choose a corresponding state sequence  $Q = q_1 q_2 ... q_T$  which is optimal in some meaningful sense (i.e., best "explains" the observations)?
- **Problem 3:** How do we adjust the model parameters  $\lambda = (A, B, \prod)$  to maximize  $P(O|\lambda)$ ?

Problem 1 is the evaluation problem, namely given a model and a sequence of observations, how do we compute the probability that the observed sequence was produced by the model. Problem 2 attempts to uncover the hidden part of the model, i.e., to find the "correct" state sequence. Problem 3 attempts to optimize the model parameters so as to best describe how a given observation sequence comes about. The observation sequence used to adjust the model parameters is called a training sequence since it is used to "train" the HMM. The training problem is the crucial one for most applications of HMMs, since it allows to optimally adapt model parameters to observed training data-i.e., to create best models for real phenomena.

To fix ideas, consider the following simple *isolated word speech recognizer*. For each word of a W word vocabulary, we want to design a separate N-state HMM. We represent the speech signal of a given word as a time sequence of coded spectral vectors. We assume that the coding is done using a spectral codebook with M unique spectral vectors; hence each observation is the index of the spectral vector closest (in some spectral sense) to the original speech signal. Thus, for each vocabulary word, we have a training sequence consisting of a number of repetitions of sequences of codebook indices of the word (by one or more talkers). The first task is to build individual word models. This task is done by using the solution to Problem 3 to optimally estimate model parameters for each word model.

To develop an understanding of the physical meaning of the model states, we use the solution to Problem 2 to segment each of the word training sequences into states, and then study the properties of the spectral vectors that lead to the observations occurring in each state. The goal here would be to make refinements on the model (e.g., more states, different codebook size, etc.) so as to improve its capability of modeling the spoken word sequences. Finally, once the set of W HMMs has been designed and optimized and thoroughly studied, recognition of an unknown word is performed using the solution to Problem 1 to score each word model based upon the given test observation sequence, and select the word whose model score is highest (i.e. the highest likelihood).

### 1.5 ISOLATED WORD RECOGNITION

Assume we have a vocabulary of V words to be recognized and that each word is to be modeled by a distinct HMM. Further assume that for each word in the vocabulary we have a training set of K occurrences of each spoken word (spoken by 1 or more talkers) where each occurrence of the word constitutes an observation sequence, where the observations are some appropriate representation of the (spectral and/or temporal) characteristics of the word. In order to do isolated word speech recognition, we must perform the following:

- 1) For each word v in the vocabulary, we must build HMM  $\lambda^v$ , i.e., we must estimate the model parameters  $(A, B, \prod)$  that optimize the likelihood of the set observation vectors for the  $v^{th}$  word.
- 2) For each unknown word which is to be recognized, the processing shown below must be carried out, namely measurement of the observation sequence  $0 = \{O_1, O_2, ..., O_T\}$ , via a feature analysis of the speech corresponding to the word; followed by calculation of model likelihoods for all possible models,  $P(O|\lambda^v)$ ,  $1 \le v \le V$ ; followed by selection of the word whose model likelihood is highest, i.e.,

$$v^* = \underset{1 \le v \le V}{\operatorname{argmax}} [P(O \mid \lambda^v)].$$

The probability computation step is generally performed using the Viterbi algorithm (i.e., the maximum likelihood path is used and requires on the order of V\*N<sup>2</sup>\*T computations. For modest vocabulary sizes, e.g., V = 100 words, with an N = 5 state model, and T = 40 observations for the unknown word, a total of  $10^5$  computations is required for recognition (where each computation is a multiply, and add, and a calculation of observation density, b(O). Clearly this amount of computation is modest as compared to the capabilities of most modern signal processor chips.




Fig. 4: Block diagram of an isolated word HMM recognizer

The overall system is a block processing model in which a frame of  $N_A$  samples is processed and a vector of features  $O_t$ , is computed. The steps in the processing are as follows:

- 1) **Pre-emphasis:** The digitized speech signal is processed by a first-order digital network in order to spectrally flatten the signal.
- 2) **Blocking into Frames:** Sections of  $N_A$  consecutive speech samples are used as a single frame. Consecutive frames are spaced  $M_A$  samples apart.
- 3) **Frame Windowing:** Each frame is multiplied by an  $N_A$  sample window w(n) so as to minimize the adverse effects of chopping an  $N_A$  sample section out of the running speech signal.
- 4) **Autocorrelation Analysis:** Each windowed set of speech samples is auto-correlated to give a set of (p + 1) coefficients, where p is the order of the desired LPC analysis.
- 5) **LPC Analysis:** For each frame, a vector of LPC coefficients is computed from the autocorrelation vector using a Levinson or a Durbin recursion method. An LPC derived cepstral vector is then computed up to the Qth component, where Q > p.

# 2. IMPLEMENTATION OF THE ISOLATED WORD RECOGNIZER

# **SYSTEM SCHEMATIC**




Fig. 5: Training Phase: Preprocessing




Fig. 6: Testing Phase

As is clear from the System Schematic shown in Fig. 4 and Fig. 5, processing of the preliminary speech samples has an important role to play to solve Problem 3 of the Hidden Markov Models and to generate appropriate model parameters.

The first task is to obtain the Linear Predictive Coding coefficients of the speech samples.

# 2.1 LINEAR PREDICTIVE CODING (LPC)

Linear predictive coding (LPC) is used in audio signal processing and speech processing for representing the spectral envelope of a digital signal of speech in compressed form, using the information of a linear predictive model. It is a way of encoding the information in a speech signal into a smaller space for transmission over a restricted channel. It is one of the most powerful speech analysis techniques, and one of the most useful methods for encoding good quality speech at a low bit rate and provides extremely accurate estimates of speech parameters. LPC has applications in filter design and speech coding.

LPC encodes a signal by finding a set of weights on earlier signal values that can predict the next signal value. It determines the coefficients of a forward linear predictor by minimizing the prediction error in the least squares sense. For a  $p^{th}$ - order linear predictor, the current value of the real-valued time series X(n) is based on past samples.

$$Xp(n) = -A(2)*X(n-1) - A(3)*X(n-2) - ... - A(N+1)*X(n-N)$$

such that the sum of the squares of the errors

$$err(n) = X(n) - Xp(n)$$

is minimized. And the LPC coefficients are given by

$$A(1), A(2), \dots A(N+1)$$

# Training Procedure:

Isolated words such as 'zero' and 'one' were spoken by five different speakers, each uttering a word 20 times. These words were recorded in the 16 bit-mono PCM format at a sampling rate of 10,000 samples per second. The acquired speech files were processed using the Goldwave software for Noise-Reduction. One of the edited speech waveforms for each shown in Figure 6 and 7.

On the edited speech samples, LPC was carried out using the Durbin's method to extract LPC coefficients frame by frame. The speech samples are framed with a frame size of N = 420 samples (=42 milliseconds). Consecutive frames are spaced M = 180 samples apart (= 8 milliseconds), corresponding to a frame overlap of 240 samples (=24 milliseconds). Then each frame is multiplied by a N sample Hamming Window W(n), where

$$W(n) = 0.54 - 0.46 \cos(2 \prod n/(N-1))$$

Hamming window is very useful in speech like waveforms to smoothen the ends of the frame. Each windowed set of speech samples is auto-correlated to give a set of 'p+1' coefficients, where 'p' is the order of the desired LPC vector. We have chosen p=8. One such LPC coefficients for each is shown in Figure 8 and 9.





Fig 7: Edited Speech waveform for the word 'one'



 $\it Fig~8$ : Edited Speech waveform for the word 'zero'

########	#########	###########	#########	#########	##########	##########	#############################	###########
1	2	3	4	5	6	7	8	9
1.0000	-1.3077	-0.5619	0.8847	0.4551	-0.2968	-0.0585	-0.2578	0.1999
	-1.7458	-0.1433	1.3635	0.0045	-0.5061	0.1535	-0.3348	0.2411
1.0000	-2.0050	0.6155	0.7700	-0.1822	-0.0676	0.0345	-0.4385	0.3089
1.0000	-2.3305	1.4073	0.2596	-0.1543	-0.1859	-0.0502	0.0111	0.0656
	-2.1658	1.0816	0.3442			-0.0951		0.1515
1.0000	-2.1666	1.0504	0.3354	0.0031	-0.0950	-0.1442	-0.0802	0.1162
1.0000	-2.9737	3.0245	-1.0388	0.2476	-0.3578	-0.2492	0.5698	-0.2098
1.0000	-2.9445	3.1708	-1.3172	0.1180		-0.6278	0.6261	-0.1838
1.0000	-2.3394	1.8618	0.0477	-1.0579	0.9199	-0.2382		0.2488
	-2.2222	1.6832		-1.4306		-0.1239		0.2781
1.0000	-2.0828	1.5547		-1.7202	1.2818	0.1855	-0.8981	0.5323
1.0000	-2.1183	1.7245		-1.5975		-0.1185	-0.6402	0.4288
	-2.2568		-0.3210			-0.6241	0.0617	0.0757
1.0000	-2.4026		-0.9657		0.9887	-0.7721	0.2885	0.0049
	-2.3273		-1.3191			-1.1661		0.0166
1.0000	-2.2936		-1.5908	0.1291		-1.0222		-0.0346
1.0000	-2.3557		-1.9884	0.5955		-0.7528	0.3178	0.0096
	-2.0860		-2.2278		-0.5831		-0.3252	0.1984
	-1.7371		-1.4955		-0.8223		-0.8915	0.4479
	-1.4818		-1.1580		-0.9220		-1.1162	0.6095
	-1.4709		-1.0235		-0.8136		-1.0047	0.4815
	-1.3395		-0.9425		-0.7214		-0.8889	0.3908
	-1.2992		-0.9088		-0.7245		-0.9370	0.4568
	-1.2915		-0.8452		-0.6034		-0.8862	0.3392
	-1.2859		-0.6807		-0.4639		-0.8925	0.1614
	-1.1864		-0.7142		-0.2953		-0.9216	0.1334
	-1.4530		-0.6737		-0.5045		-1.1506	0.4374
	-1.5011		-0.3940		-0.4564		-1.0373	0.5888
	-1.5321					-0.2658		0.5631
	-1.5679		-0.0940			-0.4741		0.4714
	-1.5739		0.1012	1.1887		-0.8566		0.4481
1.0000	-1.4864	-0.2506	0.1667	1.2283	0.1728	-0.8175	-0.5606	0.5659
######	######	######	######	######	#######	######	######	#######

Fig 9: LPC coefficients for the word 'one'

########	+#########	##########	#########	######################################	#########	+#########	##########	#######################################
1	2	3	4	5	6	7	8	9
1.0000		-0.8877				0.2679	0.4049	0.1903
1.0000		-0.9665 -0.8566				0.2186 0.1899	0.4487 0.4542	0.2165 0.3263
1.0000		-1.3030			0.4559	0.1656	0.1281	0.1226
1.0000		-1.3127 -0.9011			1.0650 0.2267	0.2354	-0.1672 0.3364	0.0648 0.2922
1.0000		-0.6826				0.0086	0.6411	0.5205
1.0000		-0.6908 -0.3423				0.2155	0.5386 0.4972	0.4249 -0.3469
	-1.2746 -1.5611		-0.9158 -1.7412		-0.5303 -1.3641	0.3591	0.3268 -0.2352	-0.1811 0.0357
	-1.7018		-1.7412 -2.2099		-1.7949		-0.2332	0.0337
	-1.8228 -2.0473		-2.4827 -2.8031		-2.2308 -2.5672		-0.8593 -0.9426	0.3736 0.3363
	-1.7461		-2.1477		-1.3137		-0.2643	0.1562
	-2.3479 -2.6660		-3.5559 -3.9104		-3.1856 -3.7897		-1.1469 -1.3968	0.4018 0.3998
1.0000	-2.5085	2.9389	-2.7459	2.9736	-2.8341	1.7858	-0.6951	0.1884
	-2.7896 -2.8743		-4.2380 -4.6995		-4.1218 -4.5244		-1.6893 -1.8478	0.5220 0.5813
1.0000	-2.8354	3.9467	-4.3604	4.6728	-4.2014	2.9932	-1.6420	0.5183
	-2.9274 -2.8519		-4.8670 -4.6188		-4.8178 -4.5205		-2.2288 -2.3584	0.6963 0.7586
1.0000	-2.6505	3.5656	-3.9055	4.0428	-3.8099	3.3187	-2.2244	0.7293
	-2.2129 -2.5055		-2.4184 -3.2201		-2.2803 -2.8453		-1.1630 $-1.5494$	0.2743 0.4472
	-2.7328		-4.0449		-3.6970		-2.0545	0.6580
	-2.7702 -2.6745		-4.0563 -3.5540		-3.6683 -2.8748		-1.8234 -1.5208	0.5389 0.4198
	-2.4429		-1.9442	1.3917 -0.0014	-1.1153		-0.5427	0.1027 -0.0256
	-2.0482 -1.6257	0.6035		-0.0014 $-0.1512$		0.2708		-0.0256 -0.1660
######	+ + + + + + + + .	#######	+ + + + + + + + .	#######	+ + + + + + + + .	#######	#######	########

Fig 10: LPC coefficients for the word 'zero'

Once the LPC coefficients are obtained, we quantize them using a scheme known as Vector Quantization.

# 2.2 VECTOR QUANTIZATION (VQ)

Vector quantization (VQ) is a lossy data compression method based on the principle of block coding. It is a fixed-to-fixed length algorithm. It is a process of mapping vectors from a large vector space to a finite number of regions in that space. Each region is called a *cluster* and can be represented by its center called a *codeword*. The collection of all codewords is called a *codebook*.

# **Design Problem:**

The VQ design problem can be stated as follows. Given a vector source with its statistical properties known, given a distortion measure, and given the number of code-vectors, find a codebook and a partition which result in the smallest average distortion.

Assuming that there is a *training sequence* consisting of M source vectors:

$$\mathcal{T} = \{\mathbf{x}_1, \mathbf{x}_2, \ldots, \mathbf{x}_M\}.$$

M is assumed to be sufficiently large so that all the statistical properties of the source are captured by the training sequence. The source vectors are k-dimensional, e.g.,

$$\mathbf{x}_m = (x_{m,1}, x_{m,2}, \dots, x_{m,k}), \quad m = 1, 2, \dots, M.$$

Let *N* be the number of code-vectors and let

$$\mathcal{C} = \{\mathbf{c}_1, \mathbf{c}_2, \ldots, \mathbf{c}_N\},\$$

represent the codebook. Each code-vector is k-dimensional, e.g.,

$$\mathbf{c}_n = (c_{n,1}, c_{n,2}, \dots, c_{n,k}), \quad n = 1, 2, \dots, N.$$

Let  $S_n$  be the encoding region associated with code-vector  $c_n$  and let

$$\mathcal{P} = \{S_1, S_2, \ldots, S_N\},\$$

denote the partition of the space. If the source vector  $\mathbf{x}_m$  is in the encoding region  $S_n$ , then its approximation (denoted by  $Q(\mathbf{x}_m)$ ) is  $c_n$ :

$$Q(\mathbf{x}_m) = \mathbf{c}_n, \quad \text{if } \mathbf{x}_m \in S_n.$$

Assuming a squared-error distortion measure, the average distortion is given by:

$$D_{ave} = \frac{1}{Mk} \sum_{m=1}^{M} ||\mathbf{x}_m - Q(\mathbf{x}_m)||^2,$$

Where

$$||\mathbf{e}||^2 = e_1^2 + e_2^2 + \ldots + e_k^2$$

The design problem can be succinctly stated as follows: Given T and N, find C and P such that  $\mathbf{D_{ave}}$  is minimized.

# **Optimality Criteria**

If *C* and *P* are a solution to the above minimization problem, then it must satisfied the following two criteria.

# • Nearest Neighbor Condition:

$$S_n = \{\mathbf{x} : ||\mathbf{x} - \mathbf{c}_n||^2 \le ||\mathbf{x} - \mathbf{c}_{n'}||^2 \ \forall n' = 1, 2, \dots, N\}$$

This condition says that the encoding region  $S_n$  should consists of all vectors that are closer to  $c_n$  than any of the other code-vectors.

# • Centroid Condition:

$$\mathbf{c}_n = \frac{\sum_{\mathbf{x}_m \in S_n} \mathbf{x}_m}{\sum_{\mathbf{x}_m \in S_n} 1} \quad n = 1, 2, \dots, N$$

This condition says that the code-vector  $c_n$  should be average of all those training vectors that are in encoding region  $S_n$ . In implementation, one should ensure that at least one training vector belongs to each encoding region (so that the denominator in the above equation is never 0).

# LBG Design Algorithm

Given T. Let  $\varepsilon > 0$  be a ``small" number.

1. Let *N*=*1* and

$$\mathbf{c}_1^* = \frac{1}{M} \sum_{m=1}^{M} \mathbf{x}_m.$$

Calculate

$$D_{ave}^* = \frac{1}{Mk} \sum_{m=1}^{M} ||\mathbf{x}_m - \mathbf{c}_1^*||^2.$$

2. **Splitting:** For i=1,2....,N set

$$\mathbf{c}_{i}^{(0)} = (1+\epsilon)\mathbf{c}_{i}^{*},$$
  

$$\mathbf{c}_{N+i}^{(0)} = (1-\epsilon)\mathbf{c}_{i}^{*}.$$

Set *N*=2*N*.

3. **Iteration:** Let

$$D_{ave}^{(0)}=D_{ave}^{\ast}$$

- 4. Set the iteration index i=0.
  - i. For m=1,2,....,M, find the minimum value of

$$||\mathbf{x}_m - \mathbf{c}_n^{(i)}||^2$$
,

over all  $n=1,2,\ldots,N$ . Let  $n^*$  be the index which achieves the minimum. Set

$$Q(\mathbf{x}_m) = \mathbf{c}_{n^*}^{(i)}$$
.

ii. For n=1,2...., N, update the code-vector

$$\mathbf{c}_n^{(i+1)} = \frac{\sum_{Q(\mathbf{x}_m) = \mathbf{c}_n^{(i)}} \mathbf{x}_m}{\sum_{Q(\mathbf{x}_m) = \mathbf{c}_n^{(i)}} 1}$$

- iii. Set i = i+1.
- iv. Calculate

$$D_{ave}^{(i)} = \frac{1}{Mk} \sum_{m=1}^{M} ||\mathbf{x}_m - Q(\mathbf{x}_m)||^2.$$

v. If

$$(D_{ave}^{(i-1)} - D_{ave}^{(i)})/D_{ave}^{(i-1)} > \epsilon$$

go back to Step (i).

Set

$$D_{ave}^* = D_{ave}^{(i)}$$

For n=1,2,....,N, set

$$\mathbf{c}_n^* = \mathbf{c}_n^{(i)}$$

as the final code-vectors.

5. Repeat Steps 3 and 4 until the desired number of code-vectors is obtained.




Fig. 11 : LBG Algorithm flowchart

# **Procedure**

From the database of each word consisting of 100 files each, observation vectors were extracted. Then these observation vectors are clustered using the LBG Algorithm, to get symbols called codebook of size M. All codebooks are of size 32 symbols with dimension 9. The codebooks for 'zero' and 'one' are shown in Figure 11 and 12.

###################	<i></i>	+++++++++++++++++++++++++++++++++++++++	#######################################	##########	<i>       </i>	##########	###############
1 2	3	4	5	6	7	8	9
1.0000 -1.2575		-1.0486		-0.3930		-0.2388	0.2167
1.0000 -1.5756 1.0000 -1.7207		-0.5703 -0.8803		-0.0856 -0.7787		-0.6330 -0.9194	0.3235 0.4415
1.0000 -1.5206		-0.3599		-0.6088		-0.7809	0.3504
1.0000 -0.3427 1.0000 -1.1583		-0.3995 0.0809		-0.0797 -0.0447		-0.0434 -0.0082	0.2111 0.1005
1.0000 -1.1363		0.6702		0.2133		-0.7347	0.1003
1.0000 -1.6454		0.0900	0.0165	0.1222		-0.1958	0.1016
1.0000 -2.0131		-0.4377		-0.7588		-0.0814	0.0180
1.0000 -2.3565 1.0000 -2.0465		0.2524		-1.5285 -0.3718	0.7179 -0.3388	0.2774 0.4726	-0.2058 -0.1247
1.0000 -2.1447			-0.2025		0.0054		-0.0629
1.0000 -1.9399		-0.8397	0.3192	0.0170		-0.3185	0.1987
1.0000 -1.8504 1.0000 -2.4519		-0.8650 -0.5288	0.2581 -0.7250		-0.6605 -0.4409	0.4683 -0.0373	-0.0809 0.1066
1.0000 -2.1719		-0.2063	-0.3687	0.3224		-0.4285	0.2208
1.0000 -2.1912		-1.9959		-1.9236		-0.7344	0.2679
1.0000 -2.5948 1.0000 -1.9984		-2.4294 -1.2968		-1.2570 -1.2384		-0.1232 -0.6459	0.0451 0.2721
1.0000 -1.9964		-1.5188		-0.9160		-0.1499	0.2721
1.0000 -2.5492		-2.9803		-2.5814	1.7688	-0.9757	0.3395
1.0000 -3.0330		-3.9452		-1.3535		-0.1485	0.0598
1.0000 -3.0304 1.0000 -3.3493		-4.8945 -5.7144		-3.9742 -2.8729		-1.3292 -0.4307	0.3548 0.0914
1.0000 -2.1526		-1.4189		-0.1895		-0.0968	0.1353
1.0000 -2.4786		-2.0572		-0.2287		0.2226	
1.0000 -2.1513		-1.5918	0.6076		-0.9799		-0.2926
1.0000 -2.5246 1.0000 -2.8213		-1.3889 -1.9112	0.0930		-0.5636 -1.8206	0.1317	0.0531 -0.2040
1.0000 -2.7578		-2.0420	0.3309		-1.0251		-0.0803
1.0000 -2.9145		-3.1324	1.3514		-0.8278		-0.0984
1.0000 -3.1858	4.4229	-3.3439	0.8777	1.2720	-1.9022	1.1635	-0.2816
#############	######	#######	######	######	#######	######	########

Fig. 12: Codebook for the word 'one'

1.0000 -2.9516	1	2	3	4	5	6	7	8	9
1.0000 -2.2331	.0000	-1.9519	2.0155	-2.0844	2.0131	-1.7087	1.3534	-0.9211	0.4140
$\begin{array}{c}0000 -2.6094 & 2.9254 -2.1070 & 1.4916 -1.0958 & 0.4977 -0.0699 \\0000 -2.3114 & 2.7360 -2.7469 & 2.6497 -2.4032 & 1.8050 -0.9799 \\0000 -2.6481 & 3.4945 -3.4659 & 3.1042 -2.5680 & 1.7832 -0.9069 \\0000 -2.6651 & 3.4702 -3.2312 & 2.5244 -1.7801 & 1.0106 -0.3906 \\0000 -2.66847 & 3.4352 -2.9289 & 1.7654 -0.6953 & 0.746 & 0.1064 \\0000 -2.9516 & 4.3267 -4.8506 & 5.0373 -4.6986 & 3.7571 -2.2368 \\0000 -3.0115 & 4.4719 -4.9246 & 4.9060 -4.3660 & 3.2538 -1.7829 \\0000 -3.0499 & 4.6505 -5.3291 & 5.5176 -5.1267 & 4.0429 -2.3309 \\0000 -3.2194 & 5.2363 -6.1911 & 6.3667 -5.8487 & 4.5302 -2.5379 \\0000 -2.9516 & 4.2620 -4.6954 & 4.6051 -3.9336 & 2.7563 -1.4259 \\0000 -2.9161 & 4.2620 -4.6954 & 4.6051 -3.9336 & 2.7563 -1.4259 \\0000 -2.8708 & 4.0514 -4.1815 & 3.8008 -3.2696 & 2.4688 -1.3969 \\0000 -2.8708 & 4.0514 -4.1815 & 3.8008 -3.0408 & 1.9437 -0.8878 \\0000 & 0.8883 -0.5233 & -1.4750 -0.7711 & 0.0592 & 0.4552 & 0.3759 \\0000 & 0.6523 & -1.4146 -1.6025 & 0.2779 & 1.0241 & 0.3974 -0.1488 \\0000 & 0.0238 -0.7745 -0.4193 & -0.0190 -0.1872 & 0.0900 & 0.2869 \\0000 & -0.8845 -0.9400 & 0.8559 & 0.1623 & -0.5982 & 0.4186 & 0.2829 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5874 \\0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 &$	.0000	-2.1958	1.9860	-1.6532	2.0523	-2.0408	1.5459	-1.0440	0.4093
$\begin{array}{c} .0000 & -2.3114 & 2.7360 & -2.7469 & 2.6497 & -2.4032 & 1.8050 & -0.9799 \\ .0000 & -2.6481 & 3.4945 & -3.4659 & 3.1042 & -2.5680 & 1.7832 & -0.9069 \\ .0000 & -2.6651 & 3.4702 & -3.2312 & 2.5244 & -1.7801 & 1.0106 & -0.3906 \\ .0000 & -2.6847 & 3.4352 & -2.9289 & 1.7654 & -0.6953 & 0.0746 & 0.1066 \\ .0000 & -2.9516 & 4.3267 & -4.8506 & 5.0373 & -4.6986 & 3.7571 & -2.2369 \\ .0000 & -3.0115 & 4.4719 & -4.9246 & 4.9060 & -4.3660 & 3.2538 & -1.7829 \\ .0000 & -3.0499 & 4.6505 & -5.3291 & 5.5176 & -5.1267 & 4.0429 & -2.3302 \\ .0000 & -3.2194 & 5.2363 & -6.1911 & 6.3667 & -5.8487 & 4.5302 & -2.5372 \\ .0000 & -2.7635 & 3.7952 & -4.0862 & 4.1879 & -3.8985 & 3.1363 & -1.8722 \\ .0000 & -2.7635 & 3.7952 & -4.0862 & 4.1879 & -3.8985 & 3.1363 & -1.8722 \\ .0000 & -2.8708 & 4.0514 & -4.1815 & 3.8008 & -3.2696 & 2.4688 & -1.3962 \\ .0000 & -2.8708 & 4.0514 & -4.1815 & 3.8008 & -3.0408 & 1.9437 & -0.8878 \\ .0000 & 0.8883 & -0.5233 & -1.4750 & -0.7711 & 0.0592 & 0.4552 & 0.3759 \\ .0000 & 0.6523 & -1.4146 & -1.6025 & 0.2779 & 1.0241 & 0.3974 & -0.1483 \\ .0000 & 0.0238 & -0.7745 & -0.4193 & -0.0190 & -0.1872 & 0.0900 & 0.2869 \\ .0000 & -0.1657 & -1.4687 & -0.3129 & 0.8513 & 0.2748 & -0.0185 & -0.0577 \\ .0000 & -0.8845 & -0.9400 & 0.8559 & 0.1623 & -0.5982 & 0.4186 & 0.2822 \\ .0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\ .0000 & -1.8339 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\ .0000 & -1.4672 & 0.2459 & 0.1521 & 0.0340 & -0.0586 & 0.3102 & -0.2284 \\ .0000 & -1.4672 & 0.2459 & 0.1521 & 0.0340 & -0.0586 & 0.3102 & -0.2284 \\ .0000 & -1.77026 & 0.8123 & -0.4460 & 0.7648 & -0.7541 & 0.7217 & -0.5391 \\ .0000 & -1.7703 & 1.4338 & -1.2644 & 1.3328 & -1.3727 & 1.0927 & -0.7082 \\ .0000 & -1.6813 & 0.9048 & -0.3997 & 0.2542 & -0.1915 & 0.3392 & -0.2886 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1265 \\ \end{array}$	.0000	-2.2331	2.4288	-2.1596	1.8040	-1.4175	0.9082	-0.4374	0.1828
$\begin{array}{c} .0000 & -2.6481 & 3.4945 & -3.4659 & 3.1042 & -2.5680 & 1.7832 & -0.9069 \\ .0000 & -2.6651 & 3.4702 & -3.2312 & 2.5244 & -1.7801 & 1.0106 & -0.3904 \\ .0000 & -2.6847 & 3.4352 & -2.9289 & 1.7654 & -0.6953 & 0.0746 & 0.1064 \\ .0000 & -2.9516 & 4.3267 & -4.8506 & 5.0373 & -4.6986 & 3.7571 & -2.2368 \\ .0000 & -3.0115 & 4.4719 & -4.9246 & 4.9060 & -4.3660 & 3.2538 & -1.7829 \\ .0000 & -3.0499 & 4.6505 & -5.3291 & 5.5176 & -5.1267 & 4.0429 & -2.3302 \\ .0000 & -3.2194 & 5.2363 & -6.1911 & 6.3667 & -5.8487 & 4.5302 & -2.5372 \\ .0000 & -2.7635 & 3.7952 & -4.0862 & 4.1879 & -3.8985 & 3.1363 & -1.8722 \\ .0000 & -2.9161 & 4.2620 & -4.6954 & 4.6051 & -3.9336 & 2.7563 & -1.4259 \\ .0000 & -2.8708 & 4.0514 & -4.1815 & 3.8008 & -3.0408 & 1.9437 & -0.8878 \\ .0000 & 0.8883 & -0.5233 & -1.4750 & -0.7711 & 0.0592 & 0.4552 & 0.3759 \\ .0000 & 0.6523 & -1.4146 & -1.6025 & 0.2779 & 1.0241 & 0.3974 & -0.1483 \\ .0000 & 0.0238 & -0.7745 & -0.4193 & -0.0190 & -0.1872 & 0.0900 & 0.2869 \\ .0000 & -0.1657 & -1.4687 & -0.3129 & 0.8513 & 0.2748 & -0.0185 & -0.05772 \\ .0000 & -0.8845 & -0.9400 & 0.8559 & 0.1623 & -0.5982 & 0.4186 & 0.2822 \\ .0000 & -1.8239 & 0.1043 & 1.4419 & 0.0289 & -1.2172 & 0.1638 & 0.5814 \\ .0000 & -1.8334 & 0.8803 & -1.1370 & 0.6860 & -1.0758 & 1.0226 & -0.3814 \\ .0000 & -1.1334 & 0.8803 & -1.1370 & 0.6860 & -1.0758 & 1.0226 & -0.3814 \\ .0000 & -1.7026 & 0.8123 & -0.4460 & 0.7648 & -0.7541 & 0.7217 & -0.5393 \\ .0000 & -1.7703 & 1.4338 & -1.2644 & 1.3328 & -1.3727 & 1.0927 & -0.7082 \\ .0000 & -1.6813 & 0.9048 & -0.3997 & 0.2542 & -0.1915 & 0.3392 & -0.2888 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3798 & 0.1962 & -0.7802 & 0.2204 & 0.1263 \\ .0000 & -2.1157 & 1.0260 & 0.3$	.0000	-2.6094	2.9254	-2.1070	1.4916	-1.0958	0.4977	-0.0697	0.0212
.0000 -2.6651	.0000	-2.3114	2.7360	-2.7469	2.6497	-2.4032	1.8050	-0.9791	0.3361
.0000       -2.6847       3.4352       -2.9289       1.7654       -0.6953       0.0746       0.1064         .0000       -2.9516       4.3267       -4.8506       5.0373       -4.6986       3.7571       -2.2368         .0000       -3.0115       4.4719       -4.9246       4.9060       -4.3660       3.2538       -1.7829         .0000       -3.0499       4.6505       -5.3291       5.5176       -5.1267       4.0429       -2.3302         .0000       -3.2194       5.2363       -6.1911       6.3667       -5.8487       4.5302       -2.5372         .0000       -2.7635       3.7952       -4.0862       4.1879       -3.8985       3.1363       -1.872         .0000       -2.9161       4.2620       -4.6954       4.6051       -3.9336       2.7563       -1.425         .0000       -2.6720       3.4691       -3.5663       3.5996       -3.2696       2.4688       -1.3962         .0000       -2.8708       4.0514       -4.1815       3.8008       -3.0408       1.9437       -0.8878         .0000       0.8883       -0.5233       -1.4750       -0.7711       0.0592       0.4552       0.3759         .0000       -0.8845	.0000	-2.6481	3.4945	-3.4659	3.1042	-2.5680	1.7832	-0.9069	0.2877
.0000 -2.9516	.0000	-2.6651	3.4702	-3.2312	2.5244	-1.7801	1.0106	-0.3904	0.1266
.0000 -3.0115	.0000	-2.6847	3.4352	-2.9289	1.7654	-0.6953	0.0746	0.1064	-0.0095
.0000 -3.0499       4.6505 -5.3291       5.5176 -5.1267       4.0429 -2.3302         .0000 -3.2194       5.2363 -6.1911       6.3667 -5.8487       4.5302 -2.5372         .0000 -2.7635       3.7952 -4.0862       4.1879 -3.8985       3.1363 -1.872         .0000 -2.9161       4.2620 -4.6954       4.6051 -3.9336       2.7563 -1.4256         .0000 -2.6720       3.4691 -3.5663       3.5996 -3.2696       2.4688 -1.3963         .0000 -2.8708       4.0514 -4.1815       3.8008 -3.0408       1.9437 -0.8878         .0000 0.8883 -0.5233 -1.4750 -0.7711       0.0592 0.4552 0.3758         .0000 0.6523 -1.4146 -1.6025 0.2779 1.0241 0.3974 -0.1483         .0000 0.0238 -0.7745 -0.4193 -0.0190 -0.1872 0.0900 0.2865         .0000 -0.1657 -1.4687 -0.3129 0.8513 0.2748 -0.0185 -0.0572         .0000 -0.8845 -0.9400 0.8559 0.1623 -0.5982 0.4186 0.2823         .0000 -1.8239 0.1043 1.4419 0.0289 -1.2172 0.1638 0.5814         .0000 -1.8239 0.1043 0.1262 0.0119 -0.0046 0.2725 0.0826         .0000 -1.4672 0.2459 0.1521 0.0340 -0.0586 0.3102 -0.2286         .0000 -1.7026 0.8123 -0.4460 0.7648 -0.7541 0.7217 -0.5393         .0000 -1.7703 1.4338 -1.2644 1.3328 -1.3727 1.0927 -0.7082         .0000 -2.0396 1.9546 -1.5663 1.1368 -0.8734 0.5575 -0.178         .0000 -2.1157 1.0260 0.3798 0.1962 -0.7802 0.2204 0.1263	.0000	-2.9516	4.3267	-4.8506	5.0373	-4.6986	3.7571	-2.2368	0.6895
.0000       -3.2194       5.2363       -6.1911       6.3667       -5.8487       4.5302       -2.5372         .0000       -2.7635       3.7952       -4.0862       4.1879       -3.8985       3.1363       -1.872         .0000       -2.9161       4.2620       -4.6954       4.6051       -3.9336       2.7563       -1.4259         .0000       -2.6720       3.4691       -3.5663       3.5996       -3.2696       2.4688       -1.3962         .0000       -2.8708       4.0514       -4.1815       3.8008       -3.0408       1.9437       -0.8878         .0000       0.8883       -0.5233       -1.4750       -0.7711       0.0592       0.4552       0.3759         .0000       0.6523       -1.4146       -1.6025       0.2779       1.0241       0.3974       -0.1483         .0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0572         .0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2823         .0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         .0000       -1.4672	.0000	-3.0115	4.4719	-4.9246	4.9060	-4.3660	3.2538	-1.7825	0.5255
.0000 -2.7635       3.7952 -4.0862       4.1879 -3.8985       3.1363 -1.872         .0000 -2.9161       4.2620 -4.6954       4.6051 -3.9336       2.7563 -1.425         .0000 -2.6720       3.4691 -3.5663       3.5996 -3.2696       2.4688 -1.396         .0000 -2.8708       4.0514 -4.1815       3.8008 -3.0408       1.9437 -0.887         .0000 0.8883 -0.5233 -1.4750 -0.7711       0.0592 0.4552 0.375         .0000 0.6523 -1.4146 -1.6025 0.2779 1.0241 0.3974 -0.148         .0000 0.0238 -0.7745 -0.4193 -0.0190 -0.1872 0.0900 0.286         .0000 -0.1657 -1.4687 -0.3129 0.8513 0.2748 -0.0185 -0.0572         .0000 -0.8845 -0.9400 0.8559 0.1623 -0.5982 0.4186 0.282         .0000 -1.8239 0.1043 1.4419 0.0289 -1.2172 0.1638 0.5814         .0000 -1.8672 0.2459 0.1521 0.0340 -0.0586 0.3102 -0.2284         .0000 -1.4672 0.2459 0.1521 0.0340 -0.0586 0.3102 -0.2284         .0000 -1.7026 0.8123 -0.4460 0.7648 -0.7541 0.7217 -0.5393         .0000 -1.7703 1.4338 -1.2644 1.3328 -1.3727 1.0927 -0.7082         .0000 -2.0396 1.9546 -1.5663 1.1368 -0.8734 0.5575 -0.178         .0000 -2.157 1.0260 0.3798 0.1962 -0.7802 0.2204 0.1263	.0000	-3.0499	4.6505	-5.3291	5.5176	-5.1267	4.0429	-2.3302	0.6922
.0000 -2.9161	.0000	-3.2194	5.2363	-6.1911	6.3667	-5.8487	4.5302	-2.5372	0.7414
.0000 -2.6720       3.4691 -3.5663       3.5996 -3.2696       2.4688 -1.3962         .0000 -2.8708       4.0514 -4.1815       3.8008 -3.0408       1.9437 -0.8878         .0000 0.8883 -0.5233 -1.4750 -0.7711       0.0592 0.4552 0.3758         .0000 0.6523 -1.4146 -1.6025 0.2779 1.0241 0.3974 -0.1483         .0000 0.0238 -0.7745 -0.4193 -0.0190 -0.1872 0.0900 0.2869         .0000 -0.1657 -1.4687 -0.3129 0.8513 0.2748 -0.0185 -0.0572         .0000 -0.8845 -0.9400 0.8559 0.1623 -0.5982 0.4186 0.2823         .0000 -1.8239 0.1043 1.4419 0.0289 -1.2172 0.1638 0.5814         .0000 -0.8995 -0.4178 0.1262 0.0119 -0.0046 0.2725 0.0826         .0000 -1.4672 0.2459 0.1521 0.0340 -0.0586 0.3102 -0.2286         .0000 -1.1334 0.8803 -1.1370 0.6860 -1.0758 1.0226 -0.3816         .0000 -1.7026 0.8123 -0.4460 0.7648 -0.7541 0.7217 -0.5393         .0000 -1.7703 1.4338 -1.2644 1.3328 -1.3727 1.0927 -0.7082         .0000 -2.0396 1.9546 -1.5663 1.1368 -0.8734 0.5575 -0.1786         .0000 -1.6813 0.9048 -0.3997 0.2542 -0.1915 0.3392 -0.2886         .0000 -2.1157 1.0260 0.3798 0.1962 -0.7802 0.2204 0.1263	.0000	-2.7635	3.7952	-4.0862	4.1879	-3.8985	3.1363	-1.8727	0.5815
0000       -2.8708       4.0514       -4.1815       3.8008       -3.0408       1.9437       -0.8878         0000       0.8883       -0.5233       -1.4750       -0.7711       0.0592       0.4552       0.3758         0000       0.6523       -1.4146       -1.6025       0.2779       1.0241       0.3974       -0.1483         0000       0.0238       -0.7745       -0.4193       -0.0190       -0.1872       0.0900       0.2863         0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0573         0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2823         0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3816         0000       -1.7703       1.4338 <td>0000</td> <td>-2.9161</td> <td>4.2620</td> <td>-4.6954</td> <td>4.6051</td> <td>-3.9336</td> <td>2.7563</td> <td>-1.4259</td> <td>0.4122</td>	0000	-2.9161	4.2620	-4.6954	4.6051	-3.9336	2.7563	-1.4259	0.4122
.0000       0.8883       -0.5233       -1.4750       -0.7711       0.0592       0.4552       0.3758         .0000       0.6523       -1.4146       -1.6025       0.2779       1.0241       0.3974       -0.1483         .0000       0.0238       -0.7745       -0.4193       -0.0190       -0.1872       0.0900       0.2865         .0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0572         .0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2822         .0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         .0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         .0000       -1.4672       0.2459       0.1521       0.0340       -0.586       0.3102       -0.2286         .0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3816         .0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         .0000       -2.0396 <t< td=""><td>.0000</td><td>-2.6720</td><td>3.4691</td><td>-3.5663</td><td>3.5996</td><td>-3.2696</td><td>2.4688</td><td>-1.3962</td><td>0.4364</td></t<>	.0000	-2.6720	3.4691	-3.5663	3.5996	-3.2696	2.4688	-1.3962	0.4364
0000       0.6523       -1.4146       -1.6025       0.2779       1.0241       0.3974       -0.1483         0000       0.0238       -0.7745       -0.4193       -0.0190       -0.1872       0.0900       0.2863         0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0572         0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2823         0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3813         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546 </td <td>0000</td> <td>-2.8708</td> <td>4.0514</td> <td>-4.1815</td> <td></td> <td>-3.0408</td> <td>1.9437</td> <td>-0.8878</td> <td>0.241</td>	0000	-2.8708	4.0514	-4.1815		-3.0408	1.9437	-0.8878	0.241
0000       0.0238       -0.7745       -0.4193       -0.0190       -0.1872       0.0900       0.2865         0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0572         0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2825         0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3815         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1783         0000       -1.6813       0.9048<	.0000	0.8883	-0.5233	-1.4750	-0.7711	0.0592	0.4552	0.3759	0.2042
0000       -0.1657       -1.4687       -0.3129       0.8513       0.2748       -0.0185       -0.0572         0000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2823         0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.0586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3819         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1783         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2883         0000       -2.1157       1.0260	.0000						0.3974		-0.079
00000       -0.8845       -0.9400       0.8559       0.1623       -0.5982       0.4186       0.2825         0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.0586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3815         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1783         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2883         0000       -2.1157       1.0260       0.3798       0.1962       -0.7802       0.2204       0.1263								0.2865	0.1587
0000       -1.8239       0.1043       1.4419       0.0289       -1.2172       0.1638       0.5814         0000       -0.8995       -0.4178       0.1262       0.0119       -0.0046       0.2725       0.0826         0000       -1.4672       0.2459       0.1521       0.0340       -0.0586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3819         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1783         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2883         0000       -2.1157       1.0260       0.3798       0.1962       -0.7802       0.2204       0.1263	0000						-0.0185		-0.0392
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								0.2821	-0.2512
0000       -1.4672       0.2459       0.1521       0.0340       -0.0586       0.3102       -0.2286         0000       -1.1334       0.8803       -1.1370       0.6860       -1.0758       1.0226       -0.3819         0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1782         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2883         0000       -2.1157       1.0260       0.3798       0.1962       -0.7802       0.2204       0.1263				-					-0.2243
0000 -1.1334       0.8803 -1.1370       0.6860 -1.0758       1.0226 -0.3819         0000 -1.7026       0.8123 -0.4460       0.7648 -0.7541       0.7217 -0.5393         0000 -1.7703       1.4338 -1.2644       1.3328 -1.3727       1.0927 -0.7082         0000 -2.0396       1.9546 -1.5663       1.1368 -0.8734       0.5575 -0.1783         0000 -1.6813       0.9048 -0.3997       0.2542 -0.1915       0.3392 -0.2883         0000 -2.1157       1.0260       0.3798       0.1962 -0.7802       0.2204       0.1263								0.0826	-0.1190
0000       -1.7026       0.8123       -0.4460       0.7648       -0.7541       0.7217       -0.5393         0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1783         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2883         0000       -2.1157       1.0260       0.3798       0.1962       -0.7802       0.2204       0.1263									0.0474
0000       -1.7703       1.4338       -1.2644       1.3328       -1.3727       1.0927       -0.7082         0000       -2.0396       1.9546       -1.5663       1.1368       -0.8734       0.5575       -0.1782         0000       -1.6813       0.9048       -0.3997       0.2542       -0.1915       0.3392       -0.2882         0000       -2.1157       1.0260       0.3798       0.1962       -0.7802       0.2204       0.1263									0.292
.0000 -2.0396									0.1969
.0000 -1.6813									0.3563
.0000 -2.1157 1.0260 0.3798 0.1962 -0.7802 0.2204 0.1263									0.0825
									0.1335
									-0.0217
							-0.0572		-0.0455 -0.1227

Fig 13 : Codebook for the word 'zero'

By now, we have obtained vector quantized values of the speech samples. Any speech sample can now be expressed purely in the form of a string of codebook reference numbers which can then be matched to the respective codebook. The next step will be to utilize these quantized samples to generate the model parameters for constructing a set of Hidden Markov Models and to solve Problem 3. This is accomplished using the Baum-Welch algorithm.

### 2.3 BAUM-WELCH ALGORITHM

To determine the parameters of a HMM it is first necessary to make a rough guess at what they might be. Once this is done, more accurate (in the maximum likelihood sense) parameters can be found by applying the so-called Baum-Welch reestimation formulae.

**Forward-Backward algorithm**. Let the forward probability  $\alpha_i(t)$  for some model M with N states be defined as

$$\alpha_i(t) = P(\boldsymbol{o}_1, \dots, \boldsymbol{o}_t, x(t) = j | M).$$

That is,  $\alpha_j(t)$  is the joint probability of observing the first t speech vectors and being in state j at time t. This forward probability can be efficiently calculated by the following recursion

$$\alpha_{j}(t) = \left[\sum_{i=2}^{N-1} \alpha_{i}(t-1)\alpha_{ij}\right] b_{j}(\boldsymbol{o}_{t}).$$

This recursion depends on the fact that the probability of being in state j at time t and seeing observation  $O_t$  can be deduced by summing the forward probabilities for all possible predecessor states i weighted by the transition probability. The initial conditions for the above recursion are

$$\alpha_1(1) = 1$$

$$\alpha_i(1) = a_{1i}b_i(\boldsymbol{o}_1)$$

for 1<*j*<*N* and the final condition is given by

$$\alpha_N(T) = \sum_{i=2}^{N-1} \alpha_i(T) a_{iN}.$$

The backward probability  $\beta_i(t)$  is defined as

$$\beta_i(t) = P(o_{i+1}, \dots, o_T | x(t) = j, M).$$

As in the forward case, this backward probability can be computed efficiently using the following recursion

$$\beta_i(t) = \sum_{i=2}^{N-1} a_{ij}b_j(\boldsymbol{o}_{i+1})\beta_j(t+1)$$

with initial conditions given by

$$\beta_i(T) = a_{iN}$$

for 1<i<N and final condition given by

$$\beta_1(1) = \sum_{i=2}^{N-1} a_{1i}b_i(o_1)\beta_i(1).$$

$$\alpha_i(t)\beta_i(t) = P(\boldsymbol{O},x(t)=j|\boldsymbol{M}).$$

### Procedure:

We have chosen number of states N=6. State transition is marked when there is a change in LPC coefficients pattern in time domain. Once manual segmentation is done, symbol probability matrix B is formed by normalizing the cell occupancy count. This is taken as initial symbol probability distribution in the Baum-Welch reestimation procedure. In our experiments we have used the left-right (Bakis) model, with a state transition allowed from one to itself and to the next immediate higher state only. Since the first state of Bakis model starts from state number 1, initial state probabilities are assumed as  $\prod = 1.0$  and  $\prod_i = 0$  for 1 < i < N+1. This parameter does not require reestimation. Other parameters are reestimated using forward-backward variables and B-W reestimation formulae. The HMM parameters  $\lambda = (A,B,\prod)$  are stored and the same are shown for 'zero' and one'.

Fig. 14: State Transition Probabilities (A) for the word 'One'

```
2
                   3
                         4
                               5
 1 0.0356 0.0007 0.0026 0.0254 0.1144 0.0047
 2 0.0133 0.0001 0.0000 0.0132 0.2743 0.0001
 3 0.0028 0.0061 0.0063 0.2209 0.0326 0.0000
 4 0.0133 0.0001 0.0000 0.0177 0.2005 0.0000
 5 0.0442 0.0000 0.0000 0.0000 0.0000 0.0966
 6 0.2249 0.0000 0.0000 0.0000 0.0028 0.1329
 7 0.1267 0.0016 0.0012 0.0200 0.0080 0.0348
8 0.1835 0.0554 0.0000 0.0074 0.0798 0.3145
9 0.0007 0.0500 0.1430 0.0636 0.0022 0.0000
10 0.0000 0.1297 0.0024 0.0000 0.0020 0.0000
11 0.0949 0.0515 0.0332 0.0109 0.0000 0.0000
12 0.1846 0.0995 0.0013 0.0168 0.0000 0.0627
13 0.0037 0.0405 0.0079 0.1030 0.1200 0.0022
14 0.0377 0.0040 0.0025 0.0031 0.0202 0.0906
15 0.0000 0.1117 0.0000 0.0154 0.0000 0.0098
16 0.0165 0.1613 0.0027 0.0454 0.0570 0.0998
17 0.0000 0.0042 0.1428 0.0006 0.0036 0.0000
18 0.0000 0.0010 0.0824 0.0055 0.0000 0.0000
19 0.0096 0.0000 0.1047 0.0764 0.0045 0.0000
20 0.0000 0.0061 0.1133 0.0331 0.0073 0.0014
21 0.0000 0.0000 0.0655 0.0000 0.0000 0.0000
22 0.0000 0.0068 0.0173 0.0002 0.0000 0.0000
23 0.0000 0.0021 0.0207 0.0000 0.0000 0.0000
24 0.0000 0.0078 0.0048 0.0000 0.0000 0.0000
25 0.0000 0.0220 0.0525 0.1474 0.0516 0.0000
26 0.0000 0.0140 0.0837 0.0237 0.0090 0.0175
27 0.0078 0.0006 0.0316 0.0003 0.0024 0.1076
28 0.0001 0.0831 0.0228 0.1075 0.0056 0.0079
29 0.0000 0.0434 0.0066 0.0000 0.0000 0.0037
30 0.0000 0.0447 0.0234 0.0244 0.0013 0.0131
31 0.0000 0.0195 0.0250 0.0005 0.0000 0.0000
32 0.0000 0.0326 0.0000 0.0177 0.0007 0.0000
```

Fig.15: Symbol Probabilities (B) for the word 'One'

Fig. 16: State Transition Probabilities (A) for zero

```
1
             2
                   3
                          4
   0.0000 0.0021 0.0042 0.1607 0.0083 0.0000
   0.0000 0.0000 0.0000 0.0036 0.1687 0.0000
   0.0000 0.0000 0.0000 0.0648 0.0007 0.0000
 4
   0.0000 0.0000 0.0000 0.0530 0.0136 0.0000
 5
   0.0000 0.0000 0.0000 0.1134 0.0148 0.0000
   0.0000 0.0000 0.0000 0.0629 0.0015 0.0000
 7
   0.0000 0.0000 0.0000 0.0426 0.0000 0.0000
   0.0000 0.0000 0.0000 0.0200 0.0000 0.0000
 9
   0.0000 0.0000 0.0000 0.0373 0.0000 0.0000
10
   0.0000 0.0000 0.0000 0.0267 0.0000 0.0000
11
    0.0000 0.0000 0.0000 0.0307 0.0000 0.0000
12
   0.0000 0.0000 0.0000 0.0107 0.0000 0.0000
1.3
   0.0000 0.0000 0.0000 0.0613 0.0000 0.0000
   0.0000 0.0000 0.0000 0.0187 0.0000 0.0000
14
   0.0000 0.0000 0.0000 0.0360 0.0000 0.0000
15
   0.0000 0.0000 0.0000 0.0147 0.0000 0.0000
16
17
   0.1329 0.0968 0.0000 0.0000 0.0000 0.0000
18
   0.1336 0.0028 0.0000 0.0000 0.0000 0.0000
19
   0.1145 0.0000 0.0000 0.0000 0.0000 0.0075
20
   0.1293 0.0160 0.0000 0.0000 0.0000 0.0174
21
   0.1168 0.0036 0.0000 0.0000 0.0000 0.0174
22
   0.0089 0.0000 0.0000 0.0000 0.0000 0.1765
23
   0.2015 0.2204 0.0000 0.0000 0.0000 0.0323
   0.1297 0.3925 0.0000 0.0000 0.0057 0.2261
25
   0.0016 0.0008 0.4776 0.0000 0.0000 0.0000
   0.0000 0.1690 0.0072 0.0000 0.2472 0.0390
26
27
   0.0000 0.0089 0.2539 0.0097 0.1774 0.0000
28
   0.0018 0.0000 0.0666 0.1074 0.0335 0.0029
   0.0043 0.0074 0.0415 0.0595 0.2011 0.0453
29
30
   0.0000 0.0000 0.0000 0.0526 0.0467 0.0062
   0.0197 0.0797 0.1488 0.0136 0.0468 0.0302
   0.0054 0.0000 0.0000 0.0003 0.0340 0.3992
```

Fig. 17: Symbol Probabilities (B) for zero

Once the training has been accomplished, we move on to the recognition phase using the Viterbi algorithm.

#### 2.4 VITERBI ALGORITHM FOR MAXIMUM LIKELIHOOD COMPUTATION

To find the single best state sequence,  $Q = \{q_1 \ q_2, \dots q_r\}$ , for the given observation sequence  $O = \{O_1, O_2, O_3, \dots O_T\}$  we need to define the quantity

$$\delta_t(i) = \max_{q_1, q_2, \cdots, q_{t-1}} P[q_1 \ q_2 \ \cdots \ q_t = i, \ O_1 \ O_2 \ \cdots \ O_t | \lambda]$$

i.e.,  $\delta_t(i)$  is the best score (highest probability) along a single path, at time t, which accounts for the first t observations and ends in state  $S_i$ . By induction we have

$$\delta_{t+1}(j) = [\max_{i} \delta_{t}(i)a_{ij}] \cdot b_{j}(O_{t+1}).$$

To actually retrieve the state sequence, we need to keep track of the argument which maximized the above equation for each t and j. We do this via the array  $\psi_t(j)$ . The complete procedure for finding the best state sequence can now be stated as follows:

Initialization:

$$\delta_1(i) = \pi_i b_i(O_1), \qquad 1 \le i \le N$$

$$\psi_1(i) = 0.$$

2) Recursion:

$$\delta_{t}(j) = \max_{1 \leq i \leq N} \{\delta_{t-1}(i)a_{ij}\}b_{j}(O_{t}), \qquad 2 \leq t \leq T$$

$$1 \leq j \leq N$$

$$\psi_{t}(j) = \operatorname*{argmax}_{1 \leq i \leq N} \{\delta_{t-1}(i)a_{ij}\}, \qquad 2 \leq t \leq T$$

$$1 \leq j \leq N.$$

3) Termination:

$$P^* = \max_{1 \le i \le N} [\delta_T(i)]$$

$$q_T^* = \underset{1 \le i \le N}{\operatorname{argmax}} [\delta_T(i)].$$

4) Path (state sequence) backtracking:

$$q_t^* = \psi_{t+1}(q_{t+1}^*), \quad t = T-1, T-2, \cdots, 1.$$

# SOFTWARE TEST RESULTS

The following tests were performed by taking 20 speech samples spoken by five different speakers for each of the words "Zero", "One", "Two", "Three", "Four".

*******************					
Recognition Accuracy (%)					
*******************					
Word Word Recognized as					
spoken					
as	"Zero"	"One"	"Two"	"Three"	"Four"
"Zero"	98	2	0	0	0
"One"	13	83	1	0	3
"Two"	11	3	65	3	18
"Three"	0	2	0	75	23
"Four"	3	1	14	2	80
*******************************					

# 3. IMPLEMENTATION OF THE VITERBI ALGORITHM ON A FIELD PROGRAMMABLE GATE ARRAY

After achieving a high degree of accuracy using MATLAB simulation of the Isolated Speech Recognition system, we now turn our attention to increasing the speed at which the computation is processed. This is possible by implementing the Viterbi algorithm for maximum probability computation on a hardware platform. This involves design of the VHDL code, generating an RTL logic circuit and finally, conversion to a bitstream sequence which can then be ported on to an FPGA.

#### 3.1 A Brief introduction to VHDL

VHDL is used mainly for the development of Application Specific Integrated Circuits (ASICs). Tools for the automatic transformation of VHDL code into a gate-level netlist were developed already at an early point of time. This transformation is called synthesis and is an integral part of current design flows. The development of VHDL models starts with their specification which covers functional aspects and the timing behavior. Sometimes a behavioral VHDL model is derived from there, yet synthesizable code is frequently requested right from the beginning. VHDL code can be simulated and checked for the proper functionality.

If the model shows the desired behavior, the VHDL description will be synthesized. A synthesis tool selects the appropriate gates and flip-flops from the specified ASIC library in order to reproduce the functional description.




Fig. 18: VHDL Abstraction Levels

In the behavior level, complete systems can be modeled. Bus systems or complex algorithms are described without considering synthesizability. The stimuli for simulation of RTL models are described in the behavior level, for example. Stimuli are signal values of the input ports of the model and are described in the testbench, sometimes called validation bench.

The designer has to take great care to find a consistent set of input stimuli that do not contradict the specification. The responses of the model have to be compared with the expected values which, in the simplest case, can be done with the help of a waveform diagram that shows the simulated signal values.

On the RT level, the system is described in terms of registers and logic that calculates the next value of the storage elements. It is possible to split the code into two blocks (cf. process statement) that contain either purely combinational logic or registers. The registers are connected to the clock signal and provide for synchronous behavior. In practice, the strict separation of Flip Flops from combinational logic is often annulated and clocked processes describe the registers and the corresponding update functions.

The gate netlist is generated from the RT description with the help of a synthesis tool. For this task, a cell library for the target technology which holds the information about all available gates and their parameters (fan-in, fan-out, delay) is needed.

Based upon this gate netlist the circuit layout is generated. The resulting wire lengths can be converted into propagation delays which can be fed back into the gate level model (back annotation). This allows for thorough timing simulations without the need for additional simulator software.

#### 3.2 A Brief Introduction to Field Programmable Gate Arrays

Field Programmable Gate Arrays are two dimensional arrays of logic blocks and flipflops with a electrically programmable interconnections between logic blocks.

In an FPGA logic blocks are implemented using multiple level low fan-in gates, which gives it a more compact design compared to an implementation with two-level AND-OR logic. FPGA provides its user a way to configure:

- 1. The intersection between the logic blocks and
- 2. The function of each logic block.





Fig 19: Logic Block

**Logic block** of an FPGA can be configured in such a way that it can provide functionality as simple as that of transistor or as complex as that of a microprocessor. It can used to implement different combinations of combinational and sequential logic functions. Logic blocks of an FPGA can be implemented by any of the following:

- 1. Transistor pairs
- 2. combinational gates like basic NAND gates or XOR gates
- 3. n-input Lookup tables
- 4. Multiplexers
- 5. Wide fan-in AND-OR structure.



Each logic block output pin can connect to any of the wiring segments in the channels adjacent to it. The figure should make the situation clear.

Similarly, an I/O pad can connect to any one of the wiring segments in the channel adjacent to it. For example, an I/O pad at the top of the chip can connect to any of the W wires (where W is the channel width) in the horizontal channel immediately below it.




Fig. 20: FPGA Structure

**Routing** in FPGAs consists of wire segments of varying lengths which can be interconnected via electrically programmable switches. Density of logic block used in an FPGA depends on length and number of wire segments used for routing. Number of segments used for interconnection typically is a tradeoff between density of logic blocks used and amount of area used up for routing.

The ability to reconfigure functionality to be implemented on a chip gives a unique advantage to designer who designs his system on an FPGA It reduces the time to market and significantly reduces the cost of production.

#### 3.3 FPGA IMPLEMENTATION OF THE VITERBI ALGORITHM

The Viterbi algorithm was modified suitably to be implemented on an FPGA. Since the FPGA performs parallel computations like addition and comparisons much faster, the algorithm was taken in the log domain. This removes any multiplications from the calculations thus making the VHDL code easier to synthesize.

# 1) Initialization

$$A* = log(A)$$

$$B^* = log(B)$$

$$\prod^* = log(\prod)$$

$$\delta^*_{1}(i) = \prod^*_{i} + B^*_{i}(O_1)$$

$$1 \le i \le N$$

# 2) Recursion

$$\delta^*_{t}(j) = max [\delta^*_{t-1}(i) + A^*_{ij}] + B^*_{j}(O_t)$$
  $2 \le t \le T$ 

 $1 \le j \le N$ 

 $1 \le i \le N$ 

# 3) Termination

$$P^* = \max \left[ \delta^*_{T}(i) \right] \qquad \qquad l \le i \le N$$

#### 3.4 ISSUES FACED DURING HARDWARE DESIGN AND SYNTHESIS

Besides the fixed synthesis constraints set by the target technology and the tool capabilities, "soft" constraints that are imposed by the designer have to be considered as well. Maximum operating speed and required hardware resources are usually the main targets for netlist optimization. This is possible either on a purely abstract mathematical model or by different mappings of the boolean functions on the available technology cells. Due to the complexity, the optimization phase requires quite a lot of iterations before the software reports its final result.

# **Essential Information for Synthesis**

- Load values
- Path delays
- Driver strengths
- Timing
- Operating conditions

### **Problems with Synthesis Tools**

- Timing issues
  - layout information is missing during the synthesis process
  - o clock tree must be generated afterwards
- Complex clocking schemes
   (inverted clocks, multiple clocks, gated clocks)
- Memory
  - synthesis tools are not able to replace register arrays with memory macro cells

# Macro cells

o no standardized way for instantiation of existing technology macro cells

# IO-pads

- o ASIC-libraries have several different IO-pads
- o selection by hand, either within the synthesis tool or in the top level entity

The VHDL coding style itself has a rather big impact on the synthesis result. Therefore it is necessary to keep this in mind even if the model is to be synthesized at the last step of the development cycle.

HARDWARE SIMULATION TEST RESULTS

The VHDL simulation was carried out in the ModelSim software simulator. The program

requires 32 clock cycles to compute. At a clock frequency of 25 MHz, we get a clock

duration of 40 ns. The synthesis was carried out in Xilinx Project Navigator and the

synthesis reports as well as the RTL schematics were generated.

Implementation of the Viterbi Algorithm for maximum probability computation using

RTL results in a lower recognition time, as opposed to a standard processor setting.

Comparing the average time taken for a word to be recognized in Software and Hardware

mode –

**MATLAB Recognition Time: 79 us** 

VHDL Recognition Time: 13 us

The VHDL model shows a reduction in the time taken to recognize by a factor of 6 over

the MATLAB model.

50

### **CONCLUSIONS**

- 1. Speech signal which changes its characteristics with time can be modeled stochastically in the form of HMM parameters and codebook.
- 2. Usage of an FPGA over MATLAB has enhanced the overall recognition time by 6 times.
- 3. Choice of number of states N=6 is satisfactory and there is no simple relationship existing between recognition accuracy, the number of sounds in the word and the number of states needed in an HMM.
- 4. Single model per word should be adequate and effects of different random starts (initial model) are also insignificant.

The above conclusions point out that the FPGA approach is very attractive for speech recognition and is inexpensive in terms of storage and speed.

Following are the suggestions of future work in this field.

- 1. Recognition of isolated digits using HMM with continuous mixture densities gives improved recognition accuracy.
- 2. Porting of the entire pre-processing stage (Windowing + LPC + VQ) to the FPGA would result in a stand alone ASIC for speech recognition capable of running independent of any processor.
- 3. Removing redundancy in calculations in HMM as well as VHDL would further reduce recognition times.

## REFERENCES

- [1] Goslin, G. R. "Using Xilinx FPGAs to Design Custom Digital Signal Processing Devices," Proceedings of the DSPX 1995 Technical Proceedings pp. 595-604, 12JAN95.
- [2] "The programmable Logic Data Book," Xilinx, Inc. Second Edition, 1994
- [3] AL Gorin, G Riccardi and JH Wright, "How may I help you?", *Speech Communication* 23, (1997) pp 113-127.
- [4] Rabiner, L.R., "A tutorial on Hidden Markov Models and selected applications in speech recognition," *Proc. IEEE*, **77**, No.2, 1989, pp.257-286.
- [5] The various voice and speech toolboxes available at <a href="https://www.mathtools.net">www.mathtools.net</a>
- [6] A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimal decoding algorithm," *IEEE* Trans. Informat. Theory, vol. IT-13, pp. 260-269, Apr. 1967.
- [7] S. E. Levinson, "Structural methods in automatic speech recognition," Proc. *IEEE*, vol. 73, no. 11, pp. 1625-1650, Nov. 1985.
- [8] S. E. Levinson, "Continuously variable duration hidden Mar- kov models for automatic speech recognition," Computer, Speech and Language, vol. 1, no. 1, pp. 29-45, Mar. 1986.
- [9] The Xilinx Spartan II Product Manual can be downloaded from <a href="www.xilinx.com">www.xilinx.com</a>.
- [10] A lot of other resources can be located at www.speech.cs.cmu.edu.
- [11] Junqua, Jean-Claude, "Robust Speech Recognition in Embedded Systems and PC Applications", Kluwer Academic Publishers
- [12] Melnikoff, S.J., Quigley, S.F. & Russell, M.J., "Implementing a hidden Markov model speech recognition system in programmable logic," *FPL 2001*, *LNCS #2147*, 2001, pp.81-90.
- [13] L. R. Rabiner, B. H. Juang, S. E. Levinson, and M. M. Sondhi, "Recognition of isolated digits using hidden Markov models with continuous mixture densities," AT&T Tech. *I.*, vol. **64**, no. 6, pp. **1211-1222**, July-Aug. **1986**.
- [14] Information on VHDL can be found on www.eda.org and www.vhdlonline.de

#### APPENDIX - A

#### MATLAB CODE FOR SPEECH RECOGNITION

```
1. FrameBlock.m
function Frames = FrameBlock(input, N, M)
% this function cuts an input vector into frames with overlap
input = input';
nbFrames = ceil((length(input)-N)/M);
     for i = 0:nbFrames-1
        temp = input(i*M+1:i*M+N);
        Frames (i+1,1:N) = temp;
        i=i+1;
     end
%last Frame:
temp = zeros(1,N);
lastLength = length(input) - (nbFrames-1) *M -N +N-M;
temp(1:lastLength) = input(nbFrames*M+1:(nbFrames*M +1 + lastLength-
1));
Frames(nbFrames+1, 1:N) = temp;
2. Windowing.m
function Windows = Windowing(frames)
% this function applies the Hamming Window the each frame of the input
% each line is a frame
frameSize = size(frames);
nbFrames = frameSize(1);
nbSamples = frameSize(2);
%Hamming
w = hamming(nbSamples);
     for i = 1:nbFrames
          temp = frames(i,1:nbSamples);
          Windows(i, 1:nbSamples) = w'.*temp;
end
3. filename.m
function [filename] = filename(i,j,number);
filename = 'C:\Documents and Settings\Sandy\My Documents\Training
Data\Speaker ';
speaker index = num2str(i);
data index = num2str(j);
```

filename = strcat([filename speaker\_index '\' number '\_' data\_index]);

```
4. lpc_coeff.m
function [L] = lpc coeff(filename)
a = wavread(filename);
f = FrameBlock(a, 420, 180);
w = Windowing(f);
w = w';
L = lpc(w, 8);
5. disteu.m
function d = disteu(x, y)
% DISTEU Pairwise Euclidean distances between columns of two matrices
% Input:
        x, y:
                Two matrices whose each column is an a vector data.
% Output:
용
                Element d(i,j) will be the Euclidean distance between
        d:
two
                column vectors X(:,i) and Y(:,j)
% Note:
        The Euclidean distance D between two vectors X and Y is:
        D = sum((x-y).^2).^0.5
[M, N] = size(x);
[M2, P] = size(y);
if (M \sim = M2)
    error('Matrix dimensions do not match.')
end
d = zeros(N, P);
if (N < P)
    copies = zeros(1, P);
    for n = 1:N
        d(n,:) = sum((x(:, n+copies) - y) .^2, 1);
    end
else
    copies = zeros(1,N);
    for p = 1:P
        d(:,p) = sum((x - y(:, p+copies)) .^2, 1)';
    end
end
d = d.^0.5;
6. SplitCodeword.m
function [c, ind] = SplitCodeword(c, d, indNew)
% this function splits one input codeword into two
% c contains the codeword to split
% d contains all the samples
% indNew indicates which samples of d to take for the calculation of
the new centroids.
```

%returns:

```
% c contains the two new codewords
% ind is a vector of 0, 1 and 2. ind(i) indicates which of the two
codewords is closer to the sample i.
% \text{ if ind(i)} = 0, the sample is not in the subspace of c.
e = 0.001;
dimY = 9;
% reduce d to the samples that should be considered for the codeword c
d = d(:, find(indNew \sim= 0));
% split centeroid into two
for i = 1:dimY
tmp1(i) = c(i) + e;
tmp2(i) = c(i) - e;
end;
c = [tmp1; tmp2]';
%Nearest neighbor search
z = disteu(d,c);
% z contains the euclidean distance of each vector in d to the two
vectors tmp1 and tmp2 (integrated in c)
% one row per sample and a column for tmp1 and one for tmp2
[m, ind] = min(z, [], 2);
% \ m is that value of minimum of each row of z. ind contains the index
of this minimum,
% i.e. which of the two children of the old centroids
% is nearer to the corresponding sample.
ctmp = c;
for j = 1:2
  c(:,j) = mean(d(:, find(ind == j)), 2);
% for each subspace of d calculate the new centroid
%loop till c doesn't change more than e
% compare the two new centroids to the children of the old centroid
diff = max( max(abs(c-ctmp)));
% diff is the maximum distance of movment of any centroid in any
direction.
while diff > e
      %Nearest neighbor search
      % repeat the same till both of the centroids move less than e in
any direction
```

```
z = disteu(d,c);
      [m, ind] = min(z, [], 2);
      ctmp = c;
      for j = 1:2
         c(:,j) = mean(d(:, find(ind == j)), 2);
      end;
      diff = max( max(abs(c-ctmp)));
end;
% reconstruct ind to return
\mbox{\ensuremath{\$}} write the next centroid into ind only for the samples concearning c
ind= ind';
count = 1;
si = size(indNew);
sInd = si(2);
for m = 1:sInd
      if indNew(m) \sim = 0
                 indNew(m) = ind(count);
                   count = count +1;
         end;
end;
ind = indNew;
7. vqlbg.m
function c = vqlbg(d, k)
% VQLBG Vector quantization using the Linde-Buzo-Gray algorithm
% Inputs:
        d contains training data vectors (one per column)
       k is number of centroids required
% Outputs:
       c contains the result VQ codebook (k columns, one for each
centroids)
e = 0.001;
dimY = 9;
sx = size(d);
dimX = sx(2);
```

```
% design a 1-vector codebook containing the centeroid of d.
c1 = sum(d, 2);
c2 = size(d, 2);
c = c1/c2;
% at the beginning the whole space of d is considered.
dSub = d;
% calculate the number of iterations needed to obtain at least k
centroids (this number is always a power of 2)
it = ceil(log2(k));
% ind indicates for each sample which is the nearest centroid that has
already been created.
ind = ones(1,dimX);
for i = 1:it %first for loop
    % calcl CurrentCodebookLength
    sz = size(c);
    ccl = sz(2);
    %for each existing codeword in the old codebook cOld make two
codewords and add them to the codebook c
   cOld = c;
    indM = ind;
    for j = 1:ccl %second for loop
        %calculate the subspace out of which we want to calculate two
new centroids
       indNew = ind;
        for m = 1:dimX
            if indNew(m) ~= j
                  indNew(m) = 0;
            end;
        end;
        [pair, indtmp] = SplitCodeword(cOld(:,j), d, indNew);
    %update ind
        for m = 1:dimX
            if indtmp(m) \sim=0
              % ind(m) = j*2+indtmp(m)-2;
            indM(m) = j*2+indtmp(m)-2;
            end;
        end;
        if j==1
            c = pair;
        else
            c = [c, pair];
        end;
           %end of second for loop
    ind = indM;
end; %end of first for loop
```

```
8. uniform_seg.m
function [state seq rc, state seq singlerow] = uniform seq()
state seq rc = zeros(100,32);
for i=1:100
    state seq rc(i,1:6) = 1;
    state seq rc(i,7:12) = 2;
    state seq rc(i, 13:17) = 3;
    state seq rc(i, 18:22) = 4;
    state seq rc(i,23:27) = 5;
    state seq rc(i, 28:32) = 6;
end
for i=1:100
    k6 = 32*i-31;
    k7 = 32*i;
    state seq singlerow(1, k6:k7) = state seq rc(i,:);
end
9. vector quantize.m
function [C, data, I, obs seq lpcform] = vector quantize(cbk, lpc data)
data = zeros(100,32);
obs seq lpcform = zeros(9,3200);
D = disteu(cbk, lpc data);
[C, I] = min(D);
for i=1:100
    k1 = 32*i-31;
    k2 = 32*i;
    data(i,:) = I(k1:k2);
end
for i=1:3200
    k3 = I(i);
    obs seq lpcform(:,i) = cbk(:,k3);
end
10. train manualseg.m
function [A3, B3, C] = train manualseg(number)
Q = 6;
0 = 32;
D = zeros(9,3200);
c = 0;
for i = [1:5]
    for j = [1:20]
        c = c+1;
        file path = filename(i,j,number);
        L = lpc coeff(file path);
        L = L';
        k1 = 32*(c-1) + 1;
        k2 = 32*c;
        D(1:9, k1:k2) = L(1:9, 1:32);
        out file path = strcat([file path '.txt']);
        fid = fopen(out file path,'wt');
        fprintf(fid,'%6.4f %6.4f %6.4f %6.4f %6.4f %6.4f %6.4f
%6.4f\n',L);
        fclose(fid);
```

end

```
end
C = vqlbq(D, 32);
out file path = strcat(['C:\Documents and Settings\Sandy\My
Documents\Training Data\codebook ' number '.txt']);
fid = fopen(out file path,'wt');
fprintf(fid,'%6.4f %6.4f %6.4f %6.4f %6.4f %6.4f %6.4f
%6.4f\n',C);
fclose(fid);
[min value, obs seq rc, obs seq singlerow, obs seq lpcform] =
vector quantize(C, D);
[states seq rc, states seq singlerow] = uniform seg();
[A2,B2] = hmmestimate(obs seq singlerow, states_seq_singlerow);
% replace zero entries in B by 0.0001
A2(6,1) = 0;
A2(6,6) = 1;
[R0,C0] = find(B2==0);
for i=1:size(R0,1)
    B2(R0(i),C0(i)) = 0.0001;
end
[A3,B3] = hmmtrain(obs seq rc, A2, B2, 'TOLERANCE', 0.001,
'MAXITERATIONS', 100);
[R0,C0] = find(B2==0);
for i=1:size(R0,1)
    B2(R0(i),C0(i)) = 0.0001;
end
out file path = strcat(['C:\Documents and Settings\Sandy\My
Documents\Training Data\A_m_' number '.txt']);
fid = fopen(out file path,'wt');
fprintf(fid, '%6.4f %6.4f %6.4f %6.4f %6.4f %6.4f\n', A3);
fclose(fid);
out file path = strcat(['C:\Documents and Settings\Sandy\My
Documents\Training Data\B m ' number '.txt']);
fid = fopen(out file path,'wt');
fprintf(fid,'%6.4f %6.4f %6.4f %6.4f %6.4f %6.4f \n',B3);
fclose(fid);
11. recog loop.m
function [c] = recog loop(A0, B0, C0, A1, B1, C1, A2, B2, C2, A3, B3,
C3, A4, B4, C4)
c = zeros(5,5);
for i=1:5
    for j=1:20
        file path = filename(i,j,'zero');
        110 = recog(file path, A0, B0, C0);
        111 = recog(file path, A1, B1, C1);
        112 = recog(file path, A2, B2, C2);
        113 = recog(file path, A3, B3, C3);
        114 = recog(file path, A4, B4, C4);
        k = max([110,111,112,113,114]);
        if(110==k)
            c(1,1) = c(1,1)+1;
```

```
end
        if(111==k)
            c(1,2) = c(1,2)+1;
        end
        if(112==k)
            c(1,3) = c(1,3)+1;
        end
        if(113==k)
            c(1,4) = c(1,4)+1;
        end
        if(114==k)
            c(1,5) = c(1,5)+1;
    end
end
for i=1:5
    for j=1:20
        file path = filename(i,j,'one');
        110 = recog(file path, A0, B0, C0);
        ll1 = recog(file path, A1, B1, C1);
        112 = recog(file path, A2, B2, C2);
        113 = recog(file path, A3, B3, C3);
        114 = recog(file path, A4, B4, C4);
        k = max([110,111,112,113,114]);
        if(110==k)
            c(2,1) = c(2,1)+1;
        end
        if(ll1==k)
            c(2,2) = c(2,2)+1;
        end
        if(112==k)
            c(2,3) = c(2,3)+1;
        end
        if(113==k)
            c(2,4) = c(2,4)+1;
        end
        if(114==k)
            c(2,5) = c(2,5)+1;
      end
end
end
for i=1:5
    for j=1:20
        file path = filename(i,j,'two');
        110 = recog(file path, A0, B0, C0);
        111 = recog(file path, A1, B1, C1);
        112 = recog(file_path, A2, B2, C2);
        113 = recog(file_path, A3, B3, C3);
        114 = recog(file_path, A4, B4, C4);
        k = max([110,111,112,113,114]);
        if(110==k)
            c(3,1) = c(3,1)+1;
        end
        if(111==k)
            c(3,2) = c(3,2)+1;
        end
```

```
if(112==k)
            c(3,3) = c(3,3)+1;
        if(113==k)
            c(3,4) = c(3,4)+1;
        if(ll4==k)
            c(3,5) = c(3,5)+1;
        end
    end
end
for i=1:5
    for j=1:20
        file path = filename(i,j,'three');
        110 = recog(file_path, A0, B0, C0);
        ll1 = recog(file path, A1, B1, C1);
        112 = recog(file path, A2, B2, C2);
        113 = recog(file path, A3, B3, C3);
        114 = recog(file path, A4, B4, C4);
        k = \max([110, 111, 112, 113, 114]);
        if(110==k)
            c(4,1) = c(4,1)+1;
        end
        if(111==k)
            c(4,2) = c(4,2)+1;
        if(112==k)
            c(4,3) = c(4,3)+1;
        if(113==k)
            c(4,4) = c(4,4)+1;
        if(114==k)
            c(4,5) = c(4,5)+1;
        end
    end
end
for i=1:5
    for j=1:20
        file path = filename(i,j,'four');
        110 = recog(file path, A0, B0, C0);
        111 = recog(file_path, A1, B1, C1);
        112 = recog(file_path, A2, B2, C2);
        113 = recog(file path, A3, B3, C3);
        114 = recog(file path, A4, B4, C4);
        k = max([110,111,112,113,114]);
        if(110==k)
            c(5,1) = c(5,1)+1;
        end
        if(ll1==k)
            c(5,2) = c(5,2)+1;
        end
        if(112==k)
            c(5,3) = c(5,3)+1;
        end
```

```
if(113==k) \\ c(5,4) = c(5,4)+1; \\ end \\ if(114==k) \\ c(5,5) = c(5,5)+1; \\ end \\ end \\ end
```

# APPENDIX – B VHDL CODE FOR THE VITERBI ALGORITHM

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY VITERBI SIM IS
   PORT (CLOCK : IN STD LOGIC;
        RECOG NO : OUT STD LOGIC VECTOR (3 DOWNTO 0)
END VITERBI SIM;
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY VITERBI ALGOO IS
   PORT (CLOCK : IN STD LOGIC;
            ENABLE : OUT STD LOGIC;
             ADDRESS : OUT STD LOGIC VECTOR (4 DOWNTO 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
            DATA READY : IN STD LOGIC;
            MAX ENABLE : OUT STD LOGIC;
            LOG_LIK : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
         );
END VITERBI ALGOO;
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY VITERBI ALGO1 IS
   PORT (CLOCK : IN STD LOGIC;
            ENABLE : OUT STD LOGIC;
             ADDRESS : OUT STD LOGIC VECTOR (4 DOWNTO 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
             DATA READY : IN STD LOGIC;
             MAX ENABLE : OUT STD LOGIC;
            LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
END VITERBI ALGO1;
LIBRARY IEEE;
```

```
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY VITERBI ALGO2 IS
   PORT (CLOCK : IN STD LOGIC;
             ENABLE : OUT STD LOGIC;
             ADDRESS : OUT STD LOGIC VECTOR (4 DOWNTO 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
             DATA READY : IN STD LOGIC;
             MAX ENABLE : OUT STD LOGIC;
            LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
        );
END VITERBI ALGO2;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY VITERBI ALGO3 IS
   PORT (CLOCK : IN STD LOGIC;
            ENABLE : OUT STD LOGIC;
             ADDRESS : OUT STD LOGIC VECTOR (4 DOWNTO 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
             DATA READY : IN STD LOGIC;
             MAX ENABLE : OUT STD LOGIC;
             LOG_LIK : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
        );
END VITERBI ALGO3;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY VITERBI ALGO4 IS
   PORT (CLOCK : IN STD LOGIC;
             ENABLE : OUT STD LOGIC;
             Address : out std_logic_vector(4 downto 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
             Data READY : IN STD LOGIC;
             MAX ENABLE : OUT STD_LOGIC;
             LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
        );
END VITERBI ALGO4;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY ROM MODULEO IS
```

```
PORT (CLOCK : IN STD LOGIC;
            ENABLE : IN STD_LOGIC;
             Address : in std_logic_vector(4 downto 0);
            DATA READY : OUT STD LOGIC;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END ROM MODULE 0;
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY ROM MODULE 1 IS
    PORT (CLOCK : IN STD LOGIC;
            ENABLE : IN STD LOGIC;
             ADDRESS : IN STD LOGIC VECTOR (4 DOWNTO 0);
            DATA READY : OUT STD LOGIC;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END ROM MODULE1;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY ROM MODULE2 IS
    PORT (CLOCK : IN STD_LOGIC;
            ENABLE : IN STD_LOGIC;
             ADDRESS : IN STD LOGIC VECTOR (4 DOWNTO 0);
             DATA READY : OUT STD LOGIC;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END ROM MODULE 2;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY ROM MODULE3 IS
   PORT (CLOCK : IN STD LOGIC;
            ENABLE : IN STD LOGIC;
             Address : in std_logic_vector(4 downto 0);
             Data_ready : Out std_logic;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END ROM MODULE3;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
```

```
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY ROM MODULE4 IS
   PORT (CLOCK : IN STD LOGIC;
            ENABLE : IN STD LOGIC;
            ADDRESS : IN STD LOGIC VECTOR (4 DOWNTO 0);
            Data_ready : OUT STD LOGIC;
            DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END ROM MODULE4;
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.NUMERIC STD.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY MAX MODULE IS
   PORT (CLOCK : IN STD LOGIC;
        MAX ENABLEO: IN STD LOGIC;
        MAX ENABLE1 : IN STD LOGIC;
                     MAX ENABLE 2: IN STD LOGIC;
                     MAX ENABLE3 : IN STD LOGIC;
                     MAX ENABLE4 : IN STD LOGIC;
        LOG LIKO: IN STD LOGIC VECTOR (31 DOWNTO 0);
        LOG LIK1: IN STD LOGIC VECTOR (31 DOWNTO 0);
                     LOG LIK2: IN STD LOGIC VECTOR (31 DOWNTO 0);
                     LOG LIK3 : IN STD LOGIC VECTOR (31 DOWNTO 0);
                     LOG LIK4: IN STD LOGIC VECTOR (31 DOWNTO 0);
        RECOG NO : OUT STD LOGIC VECTOR (3 DOWNTO 0)
        );
END MAX MODULE;
ARCHITECTURE VITERBI SIM OF VITERBI SIM IS
   COMPONENT VITERBI ALGOO
       PORT (CLOCK : IN STD LOGIC;
                ENABLE : OUT STD_LOGIC;
ADDRESS : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
                DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
                DATA READY : IN STD LOGIC;
                MAX ENABLE : OUT STD LOGIC;
                LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
           );
   END COMPONENT;
   COMPONENT VITERBI ALGO1
       PORT (CLOCK : IN STD LOGIC;
                ENABLE : OUT STD_LOGIC;
                 Address : out std_logic_vector(4 downto 0);
                 Data_in: in STD_LOGIC_VECTOR(7 DOWNTO 0);
                DATA READY : IN STD LOGIC;
                MAX ENABLE : OUT STD LOGIC;
                LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
           );
   END COMPONENT;
       COMPONENT VITERBI ALGO2
       PORT (CLOCK : IN STD LOGIC;
                ENABLE : OUT STD LOGIC;
```

```
ADDRESS : OUT STD LOGIC VECTOR (4 DOWNTO 0);
              DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
              DATA READY : IN STD LOGIC;
             MAX ENABLE : OUT STD LOGIC;
             LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
        );
END COMPONENT;
    COMPONENT VITERBI ALGO3
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : OUT STD_LOGIC;
ADDRESS : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
             Data in: in STD LOGIC VECTOR (7 DOWNTO 0);
             DATA READY : IN STD LOGIC;
             MAX_ENABLE : OUT STD_LOGIC;
             LOG_LIK : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
END COMPONENT;
    COMPONENT VITERBI ALGO 4
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : OUT STD_LOGIC;
ADDRESS : OUT STD_LOGIC_VECTOR(4 DOWNTO 0);
             DATA IN: IN STD LOGIC VECTOR (7 DOWNTO 0);
             DATA READY : IN STD LOGIC;
             MAX ENABLE : OUT STD LOGIC;
             LOG LIK: OUT STD LOGIC VECTOR (31 DOWNTO 0)
        );
END COMPONENT;
COMPONENT ROM MODULE 0
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : IN STD_LOGIC;
ADDRESS : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
              DATA READY: OUT STD LOGIC;
              DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END COMPONENT;
COMPONENT ROM MODULE 1
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : IN STD_LOGIC;
ADDRESS : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
             DATA READY : OUT STD LOGIC;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
        );
END COMPONENT;
    COMPONENT ROM MODULE 2
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : IN STD_LOGIC;
ADDRESS : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
             Data_ready : OUT STD_LOGIC;
              Data_out: out std_logic_vector(7 downto 0)
        );
END COMPONENT;
    COMPONENT ROM MODULE 3
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : IN STD LOGIC;
              Address : in std_logic_vector(4 downto 0);
              DATA READY : OUT STD LOGIC;
              DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
```

```
);
END COMPONENT;
    COMPONENT ROM MODULE 4
    PORT (CLOCK : IN STD LOGIC;
             ENABLE : IN STD_LOGIC;
ADDRESS : IN STD_LOGIC VECTOR(4 DOWNTO 0);
             DATA READY : OUT STD LOGIC;
             DATA OUT: OUT STD LOGIC VECTOR (7 DOWNTO 0)
       );
END COMPONENT;
COMPONENT MAX MODULE
    PORT(CLOCK : IN STD_LOGIC;
        MAX ENABLEO: IN STD LOGIC;
        MAX ENABLE1 : IN STD LOGIC;
                          MAX ENABLE2 : IN STD LOGIC;
                          MAX ENABLE3 : IN STD LOGIC;
                          MAX ENABLE4 : IN STD LOGIC;
        LOG LIKO: IN STD LOGIC VECTOR (31 DOWNTO 0);
        LOG LIK1: IN STD LOGIC VECTOR (31 DOWNTO 0);
                          LOG LIK2: IN STD LOGIC VECTOR (31 DOWNTO 0);
                          LOG LIK3: IN STD LOGIC VECTOR (31 DOWNTO 0);
                          LOG LIK4: IN STD LOGIC VECTOR (31 DOWNTO 0);
        RECOG NO : OUT STD LOGIC VECTOR (3 DOWNTO 0)
END COMPONENT;
SIGNAL W ENABLEO: STD LOGIC;
SIGNAL W ADDRESSO: STD LOGIC VECTOR (4 DOWNTO 0);
SIGNAL W DATAO : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL W ENABLE1 : STD LOGIC;
signal w_address1 : std_logic_vector(4 downto 0);
SIGNAL W DATA1 : STD LOGIC VECTOR (7 DOWNTO 0);
    SIGNAL W ENABLE 2: STD LOGIC;
SIGNAL W ADDRESS2 : STD LOGIC VECTOR (4 DOWNTO 0);
SIGNAL W DATA2 : STD LOGIC VECTOR (7 DOWNTO 0);
    SIGNAL W ENABLE3 : STD LOGIC;
SIGNAL W ADDRESS3 : STD LOGIC VECTOR (4 DOWNTO 0);
SIGNAL W DATA3 : STD LOGIC VECTOR (7 DOWNTO 0);
    SIGNAL W ENABLE4 : STD LOGIC;
SIGNAL W ADDRESS4 : STD LOGIC VECTOR (4 DOWNTO 0);
SIGNAL W DATA4 : STD LOGIC VECTOR (7 DOWNTO 0);
SIGNAL W LOG LIKO: STD LOGIC VECTOR (31 DOWNTO 0);
SIGNAL W LOG LIK1 : STD LOGIC VECTOR (31 DOWNTO 0);
    signal w_log_lik2 : std_logic_vector(31 downto 0);
    SIGNAL W LOG LIK3 : STD LOGIC VECTOR (31 DOWNTO 0);
    signal w_log_lik4 : std_logic_vector(31 downto 0);
SIGNAL W DATA READYO : STD LOGIC;
SIGNAL W DATA READY1 : STD LOGIC;
    SIGNAL W DATA READY2 : STD LOGIC;
    SIGNAL W DATA READY3 : STD LOGIC;
    SIGNAL W DATA READY4 : STD LOGIC;
SIGNAL W MAX ENABLEO : STD LOGIC;
SIGNAL W MAX ENABLE1 : STD LOGIC;
    SIGNAL W MAX ENABLE2 : STD LOGIC;
    SIGNAL W MAX ENABLE3 : STD LOGIC;
    SIGNAL W MAX ENABLE4 : STD LOGIC;
```

```
BEGIN
   VAO: VITERBI ALGOO
   PORT MAP (CLOCK, W ENABLEO, W ADDRESSO, W DATAO, W DATA READYO, W MAX ENABLEO,
w Log LIKO);
   VA1 : VITERBI ALGO1
   PORT MAP(CLOCK, W ENABLE1, W ADDRESS1, W DATA1, W DATA READY1, W MAX ENABLE1,
w Log Lik1);
   VA2 : VITERBI ALGO2
   PORT MAP(CLOCK, W ENABLE2, W ADDRESS2, W DATA2, W DATA READY2, W MAX ENABLE2,
w Log Lik2);
       VA3 : VITERBI ALGO3
   PORT MAP(CLOCK, W ENABLE3, W ADDRESS3, W DATA3, W DATA READY3, W MAX ENABLE3,
w Log Lik3);
        VA4 : VITERBI ALGO4
   PORT MAP(CLOCK, W ENABLE4, W ADDRESS4, W DATA4, W DATA READY4, W MAX ENABLE4,
w Log Lik4);
       OS0 : ROM MODULEO
   PORT MAP(CLOCK, W ENABLEO, W ADDRESSO, W DATA READYO, W DATAO);
   OS1 : ROM MODULE1
   PORT MAP (CLOCK, W ENABLE1, W ADDRESS1, W DATA READY1, W DATA1);
        OS2 : ROM MODULE2
   PORT MAP (CLOCK, W ENABLE2, W ADDRESS2, W DATA READY2, W DATA2);
       OS3 : ROM MODULE3
   PORT MAP(CLOCK, W ENABLE3, W ADDRESS3, W DATA READY3, W DATA3);
       OS4 : ROM MODULE4
   PORT MAP (CLOCK, W ENABLE4, W ADDRESS4, W DATA READY4, W DATA4);
   MAX FIND : MAX MODULE
   PORT MAP(CLOCK, W MAX ENABLEO, W MAX ENABLE1, W MAX ENABLE2, W MAX ENABLE3,
w max enable4, w log lik0, w log lik1, w log lik2, w log lik3, w log lik4,
RECOG NO);
END VITERBI SIM;
ARCHITECTURE ROM MODULEO OF ROM MODULEO IS
  TYPE ROM ARRAY IS ARRAY (0 TO 31) OF STD LOGIC VECTOR (7 DOWNTO 0);
  CONSTANT CONTENT: ROM ARRAY := (
  0 \Rightarrow "00010001",
1 => "00010001",
2 => "00010010",
3 => "00010011",
4 => "00010011",
5 => "00010010",
6 => "00010010"
7 => "00010001",
8 => "00010111",
9 => "00011111",
10 => "00011011",
11 => "00000001",
12 => "00000001",
13 => "00000101",
14 => "00000011",
15 => "00001111",
16 => "00001101",
17 => "00000101",
18 => "00001101",
19 => "00001010",
```

```
20 => "00001110",
21 => "00001001",
22 => "00001001",
23 => "00001101",
24 => "00000101",
25 => "00001111",
26 => "00001101",
27 => "00001101",
28 => "00001111",
29 => "00000011",
30 => "00011111",
31 => "00011000"
      );
BEGIN
   PRO6: PROCESS (CLOCK)
   BEGIN
       IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
              IF ( ENABLE = '1') THEN
                 DATA OUT <= CONTENT (CONV INTEGER (ADDRESS));
                    DATA_READY <= '1';
             DATA OUT <= "ZZZZZZZZ";
             DATA READY <= '0';
              END IF;
           END IF;
   END PROCESS PRO6;
END ROM MODULE 0;
ARCHITECTURE ROM_MODULE1 of ROM_MODULE1 is
  TYPE ROM_ARRAY IS ARRAY (0 to 31)
                                   of std_logic_vector(7 downto 0);
  CONSTANT CONTENT: ROM ARRAY := (
0 \Rightarrow "00000101",
1 => "00000101",
2 => "00000101",
3 => "00000101",
4 => "00000101",
5 => "00000101",
6 => "00000101",
7 => "00000101",
8 => "00000101",
9 => "0000001",
10 => "00010011",
11 => "00010001",
12 => "00010001",
13 => "00010101",
14 => "00010011",
15 => "00010101",
16 => "00010111",
17 => "00010101",
18 => "00010111",
19 => "00010111",
20 => "00010111",
21 => "00010111",
22 => "00010111",
```

```
23 => "00010111",
24 => "00010001",
25 => "00010101",
26 => "00010111",
27 => "00010111",
28 => "00010101",
29 => "00010100",
30 => "00001101",
31 => "00001000"
      );
BEGIN
   PRO5 : PROCESS (CLOCK)
   BEGIN
       IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
              IF ( ENABLE = '1') THEN
                DATA OUT <= CONTENT (CONV INTEGER (ADDRESS));
                    Data_ready <= '1';
               ELSE
            DATA OUT <= "ZZZZZZZZ";
            DATA READY <= '0';
              END IF;
           END IF;
   END PROCESS PRO5;
END ROM MODULE1;
ARCHITECTURE ROM MODULE2 OF ROM MODULE2 IS
  TYPE ROM_ARRAY IS ARRAY (0 to 31)
                                   of std_logic_vector(7 downto 0);
  CONSTANT CONTENT: ROM ARRAY := (
0 => "00000011",
1 => "00000011",
2 => "00000011",
3 => "00000011",
4 => "00000011",
5 => "00000011",
6 => "00000011",
7 => "00000011",
8 => "00000001",
9 => "00000111",
10 => "00010101",
11 => "00011111",
12 => "00011010",
13 => "00011010",
14 => "00011111",
15 => "00011011",
16 => "00011100",
17 => "00011010",
18 => "00011100",
19 => "00011100",
20 => "00011100",
21 => "00011100",
22 => "00011100",
```

```
23 => "00011011",
24 => "00011010",
25 => "00011011",
26 => "00011100",
27 => "00011100",
28 => "00011100",
29 => "00100000",
30 => "00001101",
31 => "00001011"
      );
BEGIN
   PRO5 : PROCESS (CLOCK)
   BEGIN
       IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
              IF ( ENABLE = '1') THEN
                 DATA OUT <= CONTENT (CONV INTEGER (ADDRESS));
                    Data_ready <= '1';
               ELSE
             DATA OUT <= "ZZZZZZZZ";
             DATA READY <= '0';
              END IF;
           END IF;
   END PROCESS PRO5;
END ROM MODULE2;
ARCHITECTURE ROM_MODULE3 OF ROM_MODULE3 IS
  TYPE ROM_ARRAY IS ARRAY (0 to 31)
                                   of std_logic_vector(7 downto 0);
  CONSTANT CONTENT: ROM ARRAY := (
0 \Rightarrow "00001001",
1 => "00001001",
2 => "00001001",
3 => "00001001",
4 => "00001001",
5 => "00001001",
6 => "00001001",
7 => "00001001",
8 => "00001011",
9 => "00001111",
10 => "00010011",
11 => "00010010",
12 => "00010001",
13 => "00010001",
14 => "00010100",
15 => "00010001",
16 => "00010001",
17 => "00010001",
18 => "00010001",
19 => "00010001",
20 => "00010001",
21 => "00010001",
22 => "00010001",
```

```
23 => "00010001",
24 => "00010001",
25 => "00010001",
26 => "00010001",
27 => "00010001",
28 => "00010001",
29 => "00010100",
30 => "00011100",
31 => "00001100"
      );
BEGIN
   PRO5 : PROCESS (CLOCK)
   BEGIN
       IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
              IF ( ENABLE = '1') THEN
                 DATA OUT <= CONTENT (CONV INTEGER (ADDRESS));
                    Data_ready <= '1';
               ELSE
             DATA OUT <= "ZZZZZZZZ";
             DATA READY <= '0';
              END IF;
           END IF;
   END PROCESS PRO5;
END ROM MODULE3;
ARCHITECTURE ROM_MODULE4 OF ROM_MODULE4 IS
  TYPE ROM_ARRAY IS ARRAY (0 to 31)
                                   of std_logic_vector(7 downto 0);
  CONSTANT CONTENT: ROM ARRAY := (
0 \Rightarrow "00010001",
1 => "00010001",
2 => "00010001",
3 => "00010010",
4 => "00010010",
5 => "00010001",
6 => "00010001",
7 => "00010001",
8 => "00010010",
9 => "00011000",
10 => "00001100",
11 => "00001010",
12 => "00001010",
13 => "00000110",
14 => "00001110",
15 => "00000001",
16 => "00000011",
17 => "00000110",
18 => "00000011",
19 => "00000011",
20 => "00000011",
21 => "00000011",
22 => "00000011",
```

```
23 => "00000011",
24 => "00000101",
25 => "00000001",
26 => "00000011",
27 => "00000011",
28 => "00000010",
29 => "00010000",
30 => "00011110",
31 => "00011110"
       );
BEGIN
   PRO5 : PROCESS (CLOCK)
    BEGIN
        IF ( CLOCK'EVENT AND CLOCK = '1') THEN
                IF ( ENABLE = '1') THEN
                   DATA OUT <= CONTENT (CONV INTEGER (ADDRESS));
                        Data_ready <= '1';
                 ELSE
              DATA OUT <= "ZZZZZZZZ";
              DATA READY <= '0';
                 END IF;
             END IF;
    END PROCESS PRO5;
END ROM MODULE4;
ARCHITECTURE VITERBI ALGOO OF VITERBI ALGOO IS
   TYPE DATAB IS ARRAY (1 to 192) OF INTEGER;
       TYPE SANDY IS ARRAY (1 TO 6) OF INTEGER;
       CONSTANT B : DATAB := (
                         1 \Rightarrow -6386
           2 \Rightarrow -99999999,
           3 \Rightarrow -317622
           4 \Rightarrow -99999999
           5 \Rightarrow -720978
           6 \Rightarrow -99999999
           7 \Rightarrow -99999999
           8 \Rightarrow -9999999,
           9 \Rightarrow -99999999
           10 = > -99999999
           11 = > -99999999
           12 => -9999999,
           13 = > -99999999,
           14 \Rightarrow -99999999
           15 => -9999999,
           16 => -9999999,
           17 \Rightarrow -3560,
           18 \Rightarrow -2166,
           19 \Rightarrow -3020,
           20 \Rightarrow -2142,
           21 \Rightarrow -1891,
           22 \Rightarrow -4625
           23 \Rightarrow -1448,
```

```
24 \Rightarrow -1341,
25 => -139393,
26 \Rightarrow -5289
27 \Rightarrow -5786,
28 \Rightarrow -6231,
29 \Rightarrow -4039
30 \Rightarrow -5520,
31 \Rightarrow -9926,
32 \Rightarrow -317871,
33 \Rightarrow -8210,
34 \Rightarrow -99999999
35 \Rightarrow -198049
36 \Rightarrow -259317
37 \Rightarrow -341863
38 \Rightarrow -621536,
39 \Rightarrow -510972,
40 = > -127824
41 \Rightarrow -99999999,
42 => -9999999,
43 = -99999999
44 \Rightarrow -99999999
45 = > -99999999
46 = > -99999999
47 = > -99999999
48 = > -99999999
49 \Rightarrow -2249
50 \Rightarrow -5813
51 \Rightarrow -1402,
52 \Rightarrow -6149
53 \Rightarrow -10341,
54 \Rightarrow -72747,
55 \Rightarrow -1713,
56 \Rightarrow -1406,
57 = > -27097
58 \Rightarrow -2393,
59 => -4953,
60 = > -26309
61 \Rightarrow -2320,
62 \Rightarrow -6291,
63 \Rightarrow -3979,
64 = > -35956
65 \Rightarrow -5538,
66 \Rightarrow -85424,
67 = > -20549,
68 = > -48218,
69 = > -44934,
70 \Rightarrow -70981,
71 = > -77316
72 \Rightarrow -43503
73 => -9999999,
74 \Rightarrow -475310
75 \Rightarrow -99999999
76 = > -99999999
77 = > -99999999
78 = > -622503,
79 => -514111,
80 \Rightarrow -625988
```

```
81 \Rightarrow -578843
82 = -460003
83 \Rightarrow -51243
84 \Rightarrow -724225
85 \Rightarrow -57644
86 \Rightarrow -113530,
87 \Rightarrow -30560,
88 = > -11886,
89 \Rightarrow -714,
90 \Rightarrow -3769
91 \Rightarrow -1558,
92 \Rightarrow -2929
93 \Rightarrow -1754,
94 \Rightarrow -53594
95 \Rightarrow -3150,
96 \Rightarrow -5712,
97 \Rightarrow -1838,
98 \Rightarrow -5579,
99 \Rightarrow -2649
100 \Rightarrow -3193,
101 \Rightarrow -2146,
102 \Rightarrow -2801,
103 => -3133,
104 \Rightarrow -3640,
105 \Rightarrow -3297,
106 \Rightarrow -3633
107 \Rightarrow -3494
108 \Rightarrow -4550,
109 \Rightarrow -2801,
110 \Rightarrow -3990,
111 \Rightarrow -3297,
112 \Rightarrow -4231,
113 => -9999999,
114 \Rightarrow -99999999
115 => -9999999,
116 = > -99999999
117 = > -693768,
118 \Rightarrow -122837
119 \Rightarrow -245229
120 \Rightarrow -29936
121 \Rightarrow -27300
122 \Rightarrow -15347
123 \Rightarrow -4571,
124 => -2153,
125 \Rightarrow -4199,
126 \Rightarrow -6528,
127 \Rightarrow -2845,
128 \Rightarrow -3184
129 \Rightarrow -4741,
130 => -1852,
131 \Rightarrow -7051,
132 \Rightarrow -4336,
133 \Rightarrow -4263
134 \Rightarrow -9473
135 = > -16392
136 \Rightarrow -6144,
137 \Rightarrow -73601,
```

```
138 = > -194392
    139 \Rightarrow -227078,
    140 = > -502910,
   141 \Rightarrow -36187
   142 \Rightarrow -466098,
   143 = > -27652
   144 \Rightarrow -50370
   145 = > -99999999
   146 => -9999999,
    147 = > -99999999
   148 \Rightarrow -54126
   149 \Rightarrow -45696
   150 \Rightarrow -59517
   151 \Rightarrow -104484
   152 \Rightarrow -4848,
   153 => -6273,
   154 => -1421,
   155 \Rightarrow -1664,
   156 => -3358,
   157 \Rightarrow -3267,
   158 \Rightarrow -3443
   159 => -1564,
   160 \Rightarrow -3007,
   161 = > -52294
   162 \Rightarrow -65957
   163 = > -96188,
   164 \Rightarrow -30746
   165 = > -67915
   166 = > -282110,
   167 = > -126358,
    168 = > -47179,
   169 => -9999999,
   170 = > -99999999,
   171 \Rightarrow -99999999
   172 \Rightarrow -99999999
   173 \Rightarrow -79574
   174 = > -99999999
    175 = > -94759
   176 = > -465763
   177 = > -99999999,
   178 \Rightarrow -4915
   179 \Rightarrow -99999999
   180 \Rightarrow -4222
   181 => -4915,
   182 \Rightarrow -1657,
   183 \Rightarrow -3123,
   184 \Rightarrow -1410,
   185 \Rightarrow -32908
   186 => -3511,
   187 \Rightarrow -50136,
   188 = > -5944
   189 \Rightarrow -3242,
   190 \Rightarrow -977,
   191 \Rightarrow -3182,
    192 \Rightarrow -6137
                   );
FUNCTION FIND MAX1 ( F : SANDY) RETURN INTEGER IS
```

```
VARIABLE P : INTEGER := 0;
      BEGIN
      P := F(1);
      FOR R IN 2 TO 6 LOOP
      IF (P < F(R)) THEN P := F(R); END IF;
  END LOOP;
      RETURN P;
      END FIND MAX1;
      FUNCTION FIND MAX2 (X, Y:INTEGER) RETURN INTEGER IS
      IF (X>Y) THEN RETURN X; ELSE RETURN Y; END IF;
      END FIND MAX2;
      BEGIN
  PRO1 : PROCESS (CLOCK)
     VARIABLE I : INTEGER := 0;
     BEGIN
         IF ( CLOCK'EVENT AND CLOCK = '1') THEN
        IF(I < 35) THEN
            ENABLE <= '1';
            ADDRESS <= CONV STD LOGIC VECTOR (I, 5);
                I := I+1;
                ELSE
                ENABLE <= '0';
                ADDRESS <= "ZZZZZ";
                END IF;
             END IF;
  END PROCESS PRO1;
  PRO2 : PROCESS (CLOCK)
     VARIABLE D : SANDY;
     VARIABLE O: INTEGER RANGE 1 to 32;
     VARIABLE K : INTEGER := 1;
             BEGIN
     IF (CLOCK'EVENT AND CLOCK = '1') THEN
        IF (DATA READY = '1') THEN
           if(K < 33) THEN
             O := CONV INTEGER (DATA IN);
             IF (K = 1) THEN
                -- INITIALIZATION
                           D(1) := B(0);
                           D(2) := B(32 + 0) - 99999999;
                           D(3) := B(64 + 0) - 9999999;
                           D(4) := B(96 + 0) - 9999999;
                           D(5) := B(128 + 0) - 9999999;
                           D(6) := B(160 + 0) - 9999999;
                           K := K + 1;
                    ELSE
                    D(6) := FIND MAX2((D(5)-2050),D(6)) + B(160+0);
                                         D(5) := FIND_MAX2((D(4)-2082), (D(5)-
138)) + B(128+0);
                                         D(4) := FIND MAX2((D(3)-1564), (D(4)-
133)) + B(96+0);
                                         D(3) := FIND MAX2((D(2)-1641), (D(3)-
235)) + B(64+0);
                                         D(2) := FIND MAX2((D(1)-1809), (D(2)-
215)) + B(32+0);
                                         D(1) := D(1) - 179 + B(0);
```

```
K := K + 1;
                       END IF;
                       ELSIF (K = 33) THEN
               -- TERMINATION
                       LOG LIK <= CONV STD LOGIC VECTOR (FIND MAX1 (D), 32);
                        MAX ENABLE <= '1';
                       END IF;
                       END IF;
              END IF;
     END PROCESS PRO2;
END VITERBI ALGOO;
ARCHITECTURE VITERBI ALGO1 OF VITERBI ALGO1 IS
TYPE DATAB IS ARRAY(1 to 192) OF INTEGER;
     TYPE SANDY IS ARRAY (1 TO 6) OF INTEGER;
     CONSTANT B : DATAB := (
                         1 \Rightarrow -3336,
         2 \Rightarrow -4320,
         3 \Rightarrow -5871,
         4 \Rightarrow -4318
         5 \Rightarrow -3119,
         6 \Rightarrow -1492,
         7 \Rightarrow -2066
         8 \Rightarrow -1695,
         9 \Rightarrow -7200,
         10 \Rightarrow -16484
         11 \Rightarrow -2355,
         12 \Rightarrow -1689,
         13 \Rightarrow -5602,
         14 \Rightarrow -3278,
         15 => -13831,
         16 \Rightarrow -4105,
         17 \Rightarrow -14377
         18 \Rightarrow -24119,
         19 \Rightarrow -4646,
         20 \Rightarrow -17483
         21 \Rightarrow -109089
         22 \Rightarrow -126645
         23 = > -147692,
         24 \Rightarrow -63404
         25 \Rightarrow -11951,
         26 \Rightarrow -38996
         27 \Rightarrow -4855,
         28 \Rightarrow -9496
         29 \Rightarrow -26688,
         30 \Rightarrow -19618,
         31 \Rightarrow -36284
         32 \Rightarrow -53069
         33 \Rightarrow -7247,
         34 \Rightarrow -8985,
         35 \Rightarrow -5103,
         36 \Rightarrow -9163
         37 \Rightarrow -45592,
         38 = -24033,
         39 \Rightarrow -6453
         40 \Rightarrow -2893,
```

```
41 \Rightarrow -2996,
42 \Rightarrow -2042,
43 \Rightarrow -2965,
44 \Rightarrow -2308,
45 \Rightarrow -3208
46 \Rightarrow -5517,
47 \Rightarrow -2192
48 \Rightarrow -1825,
49 \Rightarrow -5477
50 \Rightarrow -6927
51 \Rightarrow -13583,
52 \Rightarrow -5100,
53 \Rightarrow -20623
54 \Rightarrow -4997
55 => -6157,
56 \Rightarrow -4849
57 \Rightarrow -3818,
58 \Rightarrow -4271,
59 \Rightarrow -7353,
60 \Rightarrow -2488,
61 \Rightarrow -3136,
62 \Rightarrow -3107,
63 \Rightarrow -3940,
64 \Rightarrow -3424,
65 \Rightarrow -5971,
66 \Rightarrow -21791,
67 \Rightarrow -5064
68 = > -12737,
69 \Rightarrow -141604
70 \Rightarrow -32818,
71 = > -6744,
72 \implies -11286,
73 \Rightarrow -1945,
74 \Rightarrow -6050,
75 \Rightarrow -3404
76 \Rightarrow -6657,
77 \Rightarrow -4841,
78 \Rightarrow -5976
79 \Rightarrow -12897
80 \Rightarrow -5903
81 \Rightarrow -1946
82 \Rightarrow -2497
83 \Rightarrow -2256,
84 \Rightarrow -2178,
85 \Rightarrow -2726,
86 \Rightarrow -4057,
87 \Rightarrow -3878,
88 \Rightarrow -5332,
89 \Rightarrow -2948,
90 \Rightarrow -2481,
91 \Rightarrow -3456,
92 \Rightarrow -3782,
93 \Rightarrow -5023,
94 \Rightarrow -3757
95 \Rightarrow -3689
96 \Rightarrow -14171,
97 \Rightarrow -3671,
```

```
98 \Rightarrow -4327
99 \Rightarrow -1510,
100 \Rightarrow -4035,
101 = > -50091,
102 \Rightarrow -28098,
103 \Rightarrow -3914
104 \Rightarrow -4912,
105 \Rightarrow -2755,
106 \Rightarrow -26243
107 = > -4515,
108 = -4089,
109 \Rightarrow -2273,
110 \Rightarrow -5781,
111 \Rightarrow -4175,
112 \Rightarrow -3093,
113 \Rightarrow -7394,
114 \Rightarrow -5206,
115 \Rightarrow -2572,
116 \Rightarrow -3409,
117 = > -10887
118 = > -8466
119 \Rightarrow -36014
120 \Rightarrow -43861,
121 \Rightarrow -1915,
122 \Rightarrow -3741,
123 \Rightarrow -8161,
124 \Rightarrow -2231,
125 \Rightarrow -21565
126 \Rightarrow -3712,
127 \Rightarrow -7547,
128 => -4034,
129 \Rightarrow -2168,
130 \Rightarrow -1294,
131 \Rightarrow -3422,
132 \Rightarrow -1607,
133 \Rightarrow -11104,
134 => -5869,
135 => -4825,
136 \Rightarrow -2528,
137 = > -6104
138 \Rightarrow -6235,
139 \Rightarrow -57192,
140 \Rightarrow -14168
141 => -2120,
142 \Rightarrow -3902,
143 = > -16002,
144 \Rightarrow -2865,
145 \Rightarrow -5627
146 \Rightarrow -11425,
147 \Rightarrow -5394
148 \Rightarrow -4926,
149 \Rightarrow -34112,
150 \Rightarrow -28285
151 \Rightarrow -123865,
152 \Rightarrow -287083,
153 \Rightarrow -2963
154 \Rightarrow -4714
```

```
155 \Rightarrow -6029
        156 => -5182,
        157 = > -105850,
        158 \Rightarrow -6646,
        159 \Rightarrow -31621,
        160 \Rightarrow -7293
        161 = > -5364
        162 \Rightarrow -9237,
        163 = > -29318,
        164 \Rightarrow -19441,
        165 \Rightarrow -2337,
        166 => -2018,
        167 \Rightarrow -3359,
        168 \Rightarrow -1157,
        169 \Rightarrow -62630,
        170 \Rightarrow -14528,
        171 = > -354289,
        172 \Rightarrow -2769,
        173 \Rightarrow -6105,
        174 = > -2401,
        175 = > -4627
        176 \Rightarrow -2305,
        177 \Rightarrow -35726
        178 = > -63354
        179 => -57533,
        180 = -6557,
        181 \Rightarrow -120485
        182 \Rightarrow -98751,
        183 = -243307
        184 \Rightarrow -99999999
        185 \Rightarrow -12197,
        186 \Rightarrow -4046,
        187 \Rightarrow -2229,
        188 = -4846
        189 \Rightarrow -5600,
        190 \Rightarrow -4334,
        191 \Rightarrow -77537
        192 \implies -26304
                       );
    FUNCTION FIND MAX1 (F : SANDY) RETURN INTEGER IS
    VARIABLE P : INTEGER := 0;
    BEGIN
    P := F(1);
    FOR R IN 2 TO 6 LOOP
    IF (P < F(R)) THEN P := F(R); END IF;
END LOOP;
    RETURN P;
    END FIND MAX1;
    FUNCTION FIND_MAX2 (X,Y:INTEGER) RETURN INTEGER IS
    IF (X>Y) THEN RETURN X; ELSE RETURN Y; END IF;
    END FIND MAX2;
    BEGIN
PRO3: PROCESS (CLOCK)
   VARIABLE I : INTEGER := 0;
   BEGIN
        IF ( CLOCK'EVENT AND CLOCK = '1') THEN
```

```
IF(I < 35) THEN
            ENABLE <= '1';
            ADDRESS <= CONV STD LOGIC VECTOR(I, 5);
                I := I+1;
                ELSE
                ENABLE <= '0';
                ADDRESS <= "ZZZZZ";
                END IF;
             END IF;
  END PROCESS PRO3;
   PRO4 : PROCESS (CLOCK)
     VARIABLE D : SANDY;
     VARIABLE O: INTEGER RANGE 1 to 32;
     VARIABLE K : INTEGER := 1;
             BEGIN
     IF (CLOCK'EVENT AND CLOCK = '1') THEN
          IF (Data READY = '1') THEN
             IF (K < 33) THEN
               O := CONV INTEGER (DATA_IN);
               IF (K = 1) THEN
                -- INITIALIZATION
                           D(1) := B(0);
                           D(2) := B(32 + 0) - 9999999;
                           D(3) := B(64 + 0) - 9999999;
                           D(4) := B(96 + 0) - 9999999;
                           D(5) := B(128 + 0) - 9999999;
                           D(6) := B(160 + 0) - 9999999;
                           K := K + 1;
                     D(6) := FIND MAX2((D(5)-1754),D(6)) + B(160+0);
                                          D(5) := FIND MAX2((D(4)-1339), (D(5)-
190)) + B(128+0);
                                          D(4) := FIND MAX2((D(3)-1810), (D(4)-
304)) + B(96+0);
                                          D(3) := FIND MAX2((D(2)-1863), (D(3)-
179)) + B(64+0);
                                         D(2) := FIND MAX2((D(1)-1825), (D(2)-
169)) + B(32+0);
                                          D(1) := D(1) - 176 + B(0);
                                         K := K + 1;
                     END IF;
                    ELSIF (K = 33) THEN
              -- TERMINATION
                    LOG LIK <= CONV STD LOGIC VECTOR (FIND MAX1 (D), 32);
                     MAX ENABLE <= '1';
                    END IF;
                    END IF;
             END IF;
      END PROCESS PRO4;
   END VITERBI ALGO1;
        ARCHITECTURE VITERBI ALGO2 OF VITERBI ALGO2 IS
  TYPE DATAB IS ARRAY (1 TO 192) OF INTEGER;
      TYPE SANDY IS ARRAY (1 TO 6) OF INTEGER;
```

```
CONSTANT B : DATAB := (
                             1 \Rightarrow -3375,
2 \Rightarrow -2814,
3 \Rightarrow -1670,
4 \Rightarrow -1261,
5 \Rightarrow -3046
6 \Rightarrow -1749
7 \Rightarrow -3707
8 = > -10914
9 \Rightarrow -173998
10 \Rightarrow -201716,
11 \Rightarrow -4423,
12 \Rightarrow -4983,
13 \Rightarrow -4067
14 \Rightarrow -4290,
15 => -6369,
16 \Rightarrow -99999999,
17 \Rightarrow -28077
18 \Rightarrow -23058,
19 \Rightarrow -2735,
20 \Rightarrow -4715
21 \Rightarrow -3665,
22 \Rightarrow -5340,
23 \Rightarrow -6369
24 \Rightarrow -4288,
25 \Rightarrow -15388
26 \Rightarrow -5854
27 \Rightarrow -11542
28 \Rightarrow -487873
29 \Rightarrow -11293
30 = -4996,
31 \Rightarrow -4923,
32 \Rightarrow -145733
33 \Rightarrow -14909
34 \Rightarrow -9894,
35 \Rightarrow -8830,
36 \Rightarrow -5115,
37 \Rightarrow -2444
38 \Rightarrow -4152,
39 \Rightarrow -11029
40 \Rightarrow -5539
41 \Rightarrow -201932
42 \Rightarrow -184643
43 = > -50579
44 \Rightarrow -20052
45 \Rightarrow -27717,
46 \Rightarrow -32159
47 \Rightarrow -153115,
48 = > -460098,
49 \Rightarrow -2001,
50 \Rightarrow -1989,
51 \Rightarrow -3267
52 \Rightarrow -1960,
53 \Rightarrow -3539,
54 \Rightarrow -2946
55 \Rightarrow -30471,
56 \Rightarrow -14982
```

```
57 \Rightarrow -2841,
58 \Rightarrow -5426
59 => -3842,
60 = > -187566
61 \Rightarrow -2310,
62 \Rightarrow -1789,
63 \Rightarrow -5484
64 \Rightarrow -36336,
65 \Rightarrow -4733,
66 \Rightarrow -4775,
67 = > -2290,
68 \Rightarrow -2166,
69 \Rightarrow -3671,
70 \Rightarrow -1676
71 \Rightarrow -3126,
72 \Rightarrow -2027
73 = > -175040,
74 \Rightarrow -71921,
75 \Rightarrow -16161,
76 \Rightarrow -5076
77 = > -11767
78 \Rightarrow -43050
79 \Rightarrow -239349
80 \Rightarrow -155183
81 \Rightarrow -13163,
82 \Rightarrow -6882,
83 \Rightarrow -2074
84 \Rightarrow -3427
85 \Rightarrow -2913,
86 \Rightarrow -2260,
87 = > -6230,
88 \Rightarrow -5745,
89 \Rightarrow -19641,
90 \Rightarrow -5188,
91 => -11058,
92 \Rightarrow -51145,
93 \Rightarrow -4694
94 \Rightarrow -3502,
95 \Rightarrow -6202,
96 \Rightarrow -5970,
97 = > -5479
98 \Rightarrow -1801,
99 \Rightarrow -4493,
100 \Rightarrow -5606,
101 => -4548,
102 \Rightarrow -11692,
103 \Rightarrow -1047,
104 \Rightarrow -4459
105 \Rightarrow -34923,
106 \Rightarrow -25799,
107 \Rightarrow -4956,
108 \Rightarrow -3390,
109 \Rightarrow -3521,
110 = > -4685,
111 = > -44603
112 \Rightarrow -34989
113 \Rightarrow -22641,
```

```
114 \Rightarrow -3761,
115 \Rightarrow -5374,
116 => -5085,
117 \Rightarrow -2442,
118 \Rightarrow -5078
119 \Rightarrow -7859
120 \Rightarrow -1845
121 \Rightarrow -86163,
122 \Rightarrow -3711,
123 = > -6067,
124 \Rightarrow -5640,
125 \Rightarrow -8601,
126 \Rightarrow -10226
127 \Rightarrow -3254
128 \Rightarrow -4814
129 => -9658,
130 \Rightarrow -3742,
131 \Rightarrow -5874,
132 \Rightarrow -5083,
133 = > -24043
134 \Rightarrow -66423,
135 \Rightarrow -3123,
136 => -4510,
137 = > -5959,
138 \Rightarrow -4700,
139 \Rightarrow -2484
140 = > -1414,
141 => -1241,
142 \Rightarrow -2051,
143 \Rightarrow -4517,
144 \Rightarrow -6324
145 => -121667,
146 \Rightarrow -5987
147 = > -51013,
148 \Rightarrow -81266
149 \Rightarrow -31898,
150 => -11094,
151 \Rightarrow -2786,
152 \Rightarrow -3231,
153 = > -365256
154 \Rightarrow -11014
155 \Rightarrow -18301,
156 \Rightarrow -4459
157 = > -81324
158 = > -6150,
159 \Rightarrow -13429
160 \Rightarrow -3648,
161 \Rightarrow -2966,
162 \Rightarrow -4452,
163 \Rightarrow -9879,
164 \Rightarrow -19371,
165 \Rightarrow -61629,
166 \Rightarrow -57294
167 = > -23680,
168 = > -29064
169 \Rightarrow -1385,
170 \Rightarrow -1716,
```

```
171 \Rightarrow -1524,
172 \Rightarrow -4051,
173 \Rightarrow -3510,
174 \Rightarrow -4212,
175 \Rightarrow -2380,
176 \Rightarrow -2008,
177 \Rightarrow -392061
178 \Rightarrow -82836
179 \Rightarrow -73066,
180 = > -479528
181 => -155195,
182 \Rightarrow -120730
183 \Rightarrow -32442
184 \Rightarrow -19395
185 => -9999999,
186 \Rightarrow -262223,
187 = -235039,
188 \Rightarrow -21746
189 = -471866
190 = > -15127
191 \Rightarrow -85912
192 => -15059
  );
       FUNCTION FIND MAX1 (F: SANDY) RETURN INTEGER IS
       VARIABLE P : INTEGER := 0;
       BEGIN
       P := F(1);
       FOR R IN 2 TO 6 LOOP
       IF (P < F(R)) THEN P := F(R); END IF;
   END LOOP;
       RETURN P;
       END FIND MAX1;
       FUNCTION FIND MAX2 (X, Y:INTEGER) RETURN INTEGER IS
       IF (X>Y) THEN RETURN X; ELSE RETURN Y; END IF;
       END FIND MAX2;
       BEGIN
   PRO3 : PROCESS (CLOCK)
      VARIABLE I : INTEGER := 0;
           IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
         IF(I < 35) THEN
              ENABLE <= '1';
              Address <= conv std Logic vector(i, 5);
                  i := i+1;
                  ELSE
                  ENABLE <= '0';
                  ADDRESS <= "ZZZZZ";
                  END IF;
               END IF;
   END PROCESS PRO3;
   PRO4: PROCESS (CLOCK)
      VARIABLE D : SANDY;
      VARIABLE O: INTEGER RANGE 1 to 32;
      VARIABLE K : INTEGER := 1;
```

## BEGIN

```
IF (CLOCK'EVENT AND CLOCK = '1') THEN
           IF (Data ready = '1') Then
              IF (K < 33) THEN
                 O := CONV INTEGER (DATA IN);
                 IF(K = 1) THEN
                  -- INITIALIZATION
                             D(1) := B(0);
                             D(2) := B(32 + 0) - 9999999;
                             D(3) := B(64 + 0) - 9999999;
                             D(4) := B(96 + 0) - 9999999;
                             D(5) := B(128 + 0) - 9999999;
                             D(6) := B(160 + 0) - 9999999;
                             K := K + 1;
                      ELSE
                      D(6) := FIND MAX2((D(5)-1856),D(6)) + B(160+0);
                                            D(5) := FIND MAX2((D(4)-1573), (D(5)-
170)) + B(128+0);
                                            D(4) := FIND MAX2((D(3)-1583), (D(4)-
232)) + B(96+0);
                                            D(3) := FIND MAX2((D(2)-1902), (D(3)-
230)) + B(64+0);
                                            D(2) := FIND MAX2((D(1)-1946), (D(2)-
162)) + B(32+0);
                                            D(1) := D(1) - 154 + B(0);
                                            K := K + 1;
                      END IF;
                      ELSIF (K = 33) THEN
               -- TERMINATION
                      LOG_LIK <= CONV_STD_LOGIC_VECTOR(FIND_MAX1(D), 32);</pre>
                       MAX ENABLE <= '1';
                      END IF;
                      END IF;
               END IF;
       END PROCESS PRO4;
    END VITERBI ALGO2;
        ARCHITECTURE VITERBI ALGO3 OF VITERBI ALGO3 IS
   TYPE DATAB IS ARRAY (1 TO 192) OF INTEGER;
       TYPE SANDY IS ARRAY (1 TO 6) OF INTEGER;
       CONSTANT B : DATAB := (
                        1 \Rightarrow -737148
2 \Rightarrow -137978
3 \Rightarrow -16438
4 = > -24846
5 \Rightarrow -430770,
6 \Rightarrow -161195
7 \Rightarrow -19289
8 \Rightarrow -99999999
9 \Rightarrow -1605,
10 \Rightarrow -932,
11 \Rightarrow -2714
12 => -5081,
13 \Rightarrow -5081,
```

 $14 \Rightarrow -6282,$ 15 => -1891,  $16 \Rightarrow -2778,$  $17 \Rightarrow -4567$  $18 \Rightarrow -16815$  $19 \Rightarrow -21199$  $20 \Rightarrow -5763$  $21 \Rightarrow -27846$  $22 \Rightarrow -22864$  $23 \Rightarrow -4088,$  $24 \Rightarrow -4052$ ,  $25 \Rightarrow -5486$ ,  $26 \Rightarrow -5081,$  $27 \Rightarrow -4793$  $28 \Rightarrow -4793$ ,  $29 \Rightarrow -3698,$  $30 \Rightarrow -5486,$  $31 \Rightarrow -5486,$  $32 \Rightarrow -5486$  $33 \Rightarrow -2823$ ,  $34 \Rightarrow -2766$ ,  $35 \Rightarrow -4683,$  $36 \Rightarrow -4356$  $37 \Rightarrow -3054$ 38 = -2794,  $39 \Rightarrow -2795$ ,  $40 \Rightarrow -13180$  $41 \Rightarrow -37198,$  $42 \Rightarrow -28972$ , 43 = > -44502 $44 \Rightarrow -243139$ ,  $45 \Rightarrow -34743$ ,  $46 \Rightarrow -8552$ ,  $47 \Rightarrow -4617$ 48 = > -14052,  $49 \implies -4560$ ,  $50 \Rightarrow -2712,$  $51 \Rightarrow -1973,$  $52 \Rightarrow -2271,$  $53 \Rightarrow -1967$  $54 \Rightarrow -2176$  $55 \Rightarrow -2624$ ,  $56 \Rightarrow -3472,$ 57 = > -46106458 = -223892,  $59 \Rightarrow -28080,$ 60 = > -307660,  $61 \Rightarrow -9454$ ,  $62 \Rightarrow -15377$ ,  $63 \Rightarrow -437331,$  $64 \Rightarrow -20605$  $65 \Rightarrow -90815$ ,  $66 \Rightarrow -15292$  $67 \Rightarrow -1606$  $68 \Rightarrow -1951,$  $69 \Rightarrow -35159$ 70 = > -15784

```
71 \Rightarrow -4593,
72 \Rightarrow -3375,
73 \Rightarrow -149150
74 \Rightarrow -8661,
75 \Rightarrow -161560
76 = > -294846
77 \Rightarrow -1547
78 \Rightarrow -1387
79 \Rightarrow -3605,
80 = > -23404
81 \Rightarrow -149730,
82 \Rightarrow -29553,
83 \Rightarrow -5156,
84 \Rightarrow -3749
85 \Rightarrow -13426,
86 \Rightarrow -3218,
87 = > -3386,
88 \Rightarrow -3938,
89 \Rightarrow -390787
90 = > -117976
91 \Rightarrow -153735
92 \Rightarrow -514693,
93 \Rightarrow -22746
94 \Rightarrow -39061
95 = > -159704
96 \Rightarrow -162038
97 = > -99999999
98 => -181816,
99 \Rightarrow -142172
100 = > -104761,
101 = > -586372,
102 \Rightarrow -249099
103 = > -14747,
104 = > -29590
105 \Rightarrow -6324
106 \Rightarrow -4137
107 \Rightarrow -40511
108 \Rightarrow -6324,
109 \Rightarrow -3543,
110 = > -3036,
111 \Rightarrow -1457
112 \Rightarrow -1840,
113 = > -658991,
114 \Rightarrow -74654
115 \Rightarrow -6804,
116 \Rightarrow -5905,
117 = > -73656,
118 \Rightarrow -4683,
119 \Rightarrow -1079,
120 \Rightarrow -2927
121 \Rightarrow -26541,
122 \Rightarrow -5698,
123 \Rightarrow -45585
124 \Rightarrow -112576
125 \Rightarrow -2328,
126 \Rightarrow -5424
127 \Rightarrow -47270
```

```
128 \Rightarrow -26336
129 => -9999999,
130 = > -99999999,
131 = > -99999999,
132 \Rightarrow -99999999
133 = > -99999999
134 \Rightarrow -99999999
135 = > -97172
136 \Rightarrow -266746,
137 = > -176009
138 \Rightarrow -94824,
139 \Rightarrow -5651,
140 \Rightarrow -20562
141 \Rightarrow -63951,
142 \Rightarrow -36361,
143 \Rightarrow -21025,
144 \Rightarrow -3563,
145 => -9999999,
146 \Rightarrow -241636
147 = > -28591,
148 \Rightarrow -2135
149 \Rightarrow -611193
150 \Rightarrow -28276
151 = > -10060
152 \Rightarrow -1097,
153 = -4054
154 \Rightarrow -4730
155 \Rightarrow -4498,
156 \Rightarrow -31143
157 \Rightarrow -2659
158 => -1121,
159 \Rightarrow -2879
160 \Rightarrow -3636,
161 = > -99999999
162 \Rightarrow -99999999
163 => -9999999,
164 = > -99999999
165 => -9999999,
166 = > -99999999,
167 = > -99999999
168 \Rightarrow -99999999
169 \Rightarrow -6586,
170 \Rightarrow -5892
171 \Rightarrow -3897
172 \Rightarrow -3450
173 = > -698496
174 = > -375058,
175 = > -70492
176 \Rightarrow -36300,
177 = > -99999999,
178 = > -99999999
179 \Rightarrow -363667
180 \Rightarrow -16950
181 \Rightarrow -99999999
182 \Rightarrow -380281,
183 \Rightarrow -97303
184 \Rightarrow -6413,
```

```
185 \Rightarrow -1974,
186 => -1630,
187 => -1734,
188 => -1710,
189 \Rightarrow -15374
190 \Rightarrow -4589
191 \Rightarrow -2467
192 => -1864
                             );
       FUNCTION FIND MAX1 ( F : SANDY) RETURN INTEGER IS
       VARIABLE P : INTEGER := 0;
       BEGIN
       P := F(1);
       FOR R IN 2 TO 6 LOOP
       IF (P < F(R)) THEN P := F(R); END IF;
   END LOOP;
       RETURN P;
       END FIND MAX1;
       FUNCTION FIND MAX2 (X, Y:INTEGER) RETURN INTEGER IS
       IF (X>Y) THEN RETURN X; ELSE RETURN Y; END IF;
       END FIND MAX2;
       BEGIN
   PRO3 : PROCESS (CLOCK)
     VARIABLE I : INTEGER := 0;
     BEGIN
         IF ( CLOCK'EVENT AND CLOCK = '1') THEN
        if(i < 35) Then
             ENABLE <= '1';
             ADDRESS <= CONV STD LOGIC VECTOR(I, 5);
                 I := I+1;
                 ELSE
                 ENABLE <= '0';
                 ADDRESS <= "ZZZZZ";
                 END IF;
              END IF;
   END PROCESS PRO3;
   PRO4: PROCESS (CLOCK)
     VARIABLE D : SANDY;
     VARIABLE 0: INTEGER RANGE 1 to 32;
     VARIABLE K : INTEGER := 1;
              BEGIN
      IF (CLOCK'EVENT AND CLOCK = '1') THEN
           IF (DATA READY = '1') THEN
             IF (K < 33) THEN
                O := CONV INTEGER (DATA_IN);
                IF(K = 1) THEN
                 -- INITIALIZATION
                             D(1) := B(0);
                             D(2) := B(32 + 0) - 9999999;
                             D(3) := B(64 + 0) - 9999999;
                             D(4) := B(96 + 0) - 9999999;
                             D(5) := B(128 + 0) - 9999999;
                             D(6) := B(160 + 0) - 9999999;
                             K := K + 1;
```

```
ELSE
                        D(6) := FIND MAX2((D(5)-1315),D(6)) + B(160+0);
                                                D(5) := FIND MAX2((D(4)-1719), (D(5)-
313)) + B(128+0);
                                                D(4) := FIND MAX2((D(3)-1603), (D(4)-
198)) + B(96+0);
                                                D(3) := FIND MAX2((D(2)-1744), (D(3)-
225)) + B(64+0);
                                                D(2) := FIND MAX2((D(1)-1763), (D(2)-
192)) + B(32+0);
                                                D(1) := D(1) - 188 + B(0);
                                                K := K + 1;
                        END IF;
                        ELSIF (K = 33) THEN
                 -- TERMINATION
                        LOG LIK <= CONV STD LOGIC VECTOR (FIND MAX1 (D), 32);
                         MAX ENABLE <= '1';
                        END IF;
                       END IF;
                END IF;
        END PROCESS PRO4;
    END VITERBI ALGO3;
         ARCHITECTURE VITERBI ALGO4 OF VITERBI ALGO4 IS
   TYPE DATAB IS ARRAY (1 TO 192) OF INTEGER;
       TYPE SANDY IS ARRAY (1 TO 6) OF INTEGER;
        CONSTANT B : DATAB := (
                          1 \Rightarrow -210560
2 \Rightarrow -229949
3 = > -454028,
4 \Rightarrow -119061,
5 \Rightarrow -41878,
6 \Rightarrow -57779
7 \Rightarrow -343500
8 \Rightarrow -187670
9 \Rightarrow -25112
10 \Rightarrow -12983
11 \Rightarrow -14965
12 \Rightarrow -4968,
13 = > -24197
14 \Rightarrow -13970
15 \Rightarrow -214052
16 \Rightarrow -6342,
17 = > -1408,
18 \Rightarrow -1226,
19 \Rightarrow -1480,
20 \Rightarrow -2834
21 \Rightarrow -19640,
22 \Rightarrow -4275,
23 => -6465,
24 \Rightarrow -2431,
25 \Rightarrow -5218,
26 \Rightarrow -4263
27 \Rightarrow -6342
28 \Rightarrow -4956
29 \Rightarrow -4956
```

 $30 \Rightarrow -4397$ ,  $31 \Rightarrow -4263,$  $32 \Rightarrow -6342,$  $33 \Rightarrow -24788$  $34 \Rightarrow -20603$ 35 = > -46030,  $36 \Rightarrow -51882$  $37 \Rightarrow -5245$ , 38 = > -14146,39 = -23818, 40 = > -25003,  $41 \Rightarrow -1721,$  $42 \Rightarrow -4183,$  $43 \Rightarrow -1824$  $44 \Rightarrow -3715,$  $45 \Rightarrow -6240,$  $46 \Rightarrow -5674$  $47 \Rightarrow -15982,$  $48 \Rightarrow -37193$  $49 \Rightarrow -19509$  $50 \Rightarrow -7448$ 51 => -6763, 52 => **-**4915,  $53 \Rightarrow -1365$  $54 \Rightarrow -2561,$  $55 \Rightarrow -1444,$  $56 \Rightarrow -3451,$  $57 \Rightarrow -12285$ ,  $58 \Rightarrow -13568$  $59 \Rightarrow -59503$ 60 = > -93174, 61 = > -94736,  $62 \Rightarrow -53774$ , 63 = > -125525,  $64 \Rightarrow -105128$ ,  $65 \Rightarrow -2900,$  $66 \Rightarrow -3725,$ 67 = > -3782,  $68 \Rightarrow -4682,$  $69 \Rightarrow -2655$ ,  $70 \Rightarrow -2521$ ,  $71 \Rightarrow -3694$ ,  $72 \Rightarrow -3844$ ,  $73 \Rightarrow -4628,$  $74 \Rightarrow -2146$ ,  $75 \Rightarrow -17446$  $76 \Rightarrow -1688,$  $77 \Rightarrow -2555$ ,  $78 \implies -3245$ ,  $79 \Rightarrow -4559$  $80 \Rightarrow -5376$  $81 \Rightarrow -62329$ ,  $82 \Rightarrow -37187$  $83 \Rightarrow -9994$  $84 \Rightarrow -7132$ ,  $85 \Rightarrow -13214$  $86 \Rightarrow -1673,$ 

```
87 = -8086,
88 \Rightarrow -3385,
89 \Rightarrow -4071,
90 \Rightarrow -6273,
91 \Rightarrow -5290,
92 \Rightarrow -10721
93 = > -18408
94 \Rightarrow -6291,
95 => -63152,
96 \Rightarrow -17382,
97 \Rightarrow -16051,
98 \Rightarrow -7375,
99 \Rightarrow -11757
100 \Rightarrow -6050
101 => -25303,
102 => -5184,
103 => -5526,
104 \Rightarrow -4609
105 \Rightarrow -6128,
106 = > -6388,
107 = > -64775
108 \Rightarrow -2907,
109 \Rightarrow -2516,
110 \Rightarrow -2047,
111 \Rightarrow -3964,
112 \Rightarrow -2730,
113 = -199292
114 \Rightarrow -6162,
115 \Rightarrow -2985,
116 \Rightarrow -2656,
117 \Rightarrow -6165,
118 \Rightarrow -3410,
119 \Rightarrow -4312,
120 \Rightarrow -1782,
121 \Rightarrow -1729,
122 \Rightarrow -3157,
123 \Rightarrow -3470,
124 \Rightarrow -4476
125 \Rightarrow -4115,
126 \Rightarrow -5821,
127 \Rightarrow -20137
128 \Rightarrow -5733,
129 \Rightarrow -59269
130 = > -40339
131 = > -68542,
132 \Rightarrow -22066
133 = > -116810,
134 \Rightarrow -54614
135 \Rightarrow -12980,
136 => -19388,
137 = > -57744
138 \Rightarrow -38926,
139 \Rightarrow -203024
140 \Rightarrow -16522
141 \Rightarrow -5302
142 \Rightarrow -3946
143 => -5013,
```

```
144 \Rightarrow -3775,
145 \Rightarrow -479106
146 \Rightarrow -15233,
147 \Rightarrow -32267
148 \Rightarrow -4233,
149 \Rightarrow -11601
150 = > -17928
151 => -5327,
152 \Rightarrow -5417,
153 \Rightarrow -2967,
154 \Rightarrow -1049
155 \Rightarrow -2150,
156 \Rightarrow -2345,
157 \Rightarrow -1451,
158 \Rightarrow -4544
159 => -3112,
160 \Rightarrow -3975,
161 \Rightarrow -329318,
162 = > -214037
163 = > -283768
164 \Rightarrow -218701
165 = > -460366
166 \Rightarrow -244560
167 = > -37124
168 = > -124863,
169 \Rightarrow -234887,
170 \Rightarrow -133941
171 = > -587552
172 \Rightarrow -56123
173 = > -24059,
174 \Rightarrow -5901,
175 => -7777,
176 \Rightarrow -8398,
177 = > -99999999
178 \Rightarrow -5917,
179 \Rightarrow -142702,
180 = > -11563,
181 = > -34462
182 = > -110871,
183 \Rightarrow -25971,
184 \Rightarrow -6610,
185 \Rightarrow -6569
186 \Rightarrow -5840
187 \Rightarrow -2952,
188 \Rightarrow -2020,
189 \Rightarrow -2317,
190 \Rightarrow -1378,
191 \Rightarrow -1265,
192 \Rightarrow -1770
                            );
        FUNCTION FIND MAX1 ( F : SANDY) RETURN INTEGER IS
        VARIABLE P : INTEGER := 0;
        BEGIN
        P := F(1);
        FOR R IN 2 TO 6 LOOP
```

```
IF (P < F(R)) THEN P := F(R); END IF;
  END LOOP;
      RETURN P;
      END FIND MAX1;
      FUNCTION FIND MAX2 (X, Y:INTEGER) RETURN INTEGER IS
      IF (X>Y) THEN RETURN X; ELSE RETURN Y; END IF;
      END FIND MAX2;
      BEGIN
   PRO3 : PROCESS (CLOCK)
     VARIABLE I : INTEGER := 0;
     BEGIN
         IF ( CLOCK'EVENT AND CLOCK = '1' ) THEN
        IF(I < 35) THEN
            ENABLE <= '1';
            ADDRESS <= CONV STD LOGIC VECTOR (I, 5);
                I := I+1;
                ELSE
                ENABLE <= '0';
                ADDRESS <= "ZZZZZ";
                END IF;
             END IF;
  END PROCESS PRO3;
  PRO4 : PROCESS (CLOCK)
     VARIABLE D : SANDY;
     VARIABLE 0: INTEGER RANGE 1 to 32;
     VARIABLE K : INTEGER := 1;
             BEGIN
     IF (CLOCK'EVENT AND CLOCK = '1') THEN
          IF (DATA READY = '1') THEN
             IF (K < 33) THEN
               O := CONV INTEGER (DATA IN);
               IF(K = 1) THEN
                -- INITIALIZATION
                           D(1) := B(0);
                           D(2) := B(32 + 0) - 9999999;
                           D(3) := B(64 + 0) - 9999999;
                           D(4) := B(96 + 0) - 9999999;
                           D(5) := B(128 + 0) - 99999999;
                           D(6) := B(160 + 0) - 9999999;
                           K := K + 1;
                     D(6) := FIND MAX2((D(5)-1211),D(6)) + B(160+0);
                                          D(5) := FIND MAX2((D(4)-1558), (D(5)-
354)) + B(128+0);
                                          D(4) := FIND MAX2((D(3)-1662), (D(4)-
236)) + B(96+0);
                                          D(3) := FIND MAX2((D(2)-1729), (D(3)-
210)) + B(64+0);
                                         D(2) := FIND MAX2((D(1)-1899), (D(2)-
195)) + B(32+0);
                                          D(1) := D(1) - 162 + B(0);
                                         K := K + 1;
                    END IF;
                    ELSIF (K = 33) THEN
```

```
-- TERMINATION
                      LOG LIK <= CONV STD LOGIC VECTOR (FIND MAX1 (D), 32);
                      MAX ENABLE <= '1';
                      END IF;
                     END IF;
              END IF;
       END PROCESS PRO4;
   END VITERBI ALGO4;
        ARCHITECTURE MAX_MODULE OF MAX_MODULE IS
   BEGIN
   PRO7 : PROCESS(MAX ENABLEO, MAX ENABLE1, MAX ENABLE2, MAX ENABLE3, MAX ENABLE4)
   VARIABLE MAX : INTEGER;
        BEGIN
        IF ( MAX ENABLE 0 = '1' AND MAX ENABLE 1 = '1' AND MAX ENABLE 2 = '1' AND
MAX ENABLE3 = '\overline{1}' AND MAX ENABLE4 = '\overline{1}') THEN
                      MAX := CONV INTEGER (LOG LIK0);
                               IF ( CONV INTEGER (LOG LIK1) > MAX) THEN MAX :=
CONV_INTEGER(LOG_LIK1); END IF;
                               IF ( CONV INTEGER (LOG LIK2) > MAX) THEN MAX :=
CONV_INTEGER(LOG_LIK2); END IF;
                               IF ( CONV INTEGER (LOG LIK3) > MAX) THEN MAX :=
CONV INTEGER (LOG LIK3); END IF;
                               IF ( CONV INTEGER (LOG LIK4) > MAX) THEN MAX :=
CONV INTEGER (LOG LIK4); END IF;
                      IF (MAX = CONV INTEGER (LOG LIKO)) THEN RECOG NO <= "0000";
                               ELSIF (MAX = CONV INTEGER (LOG LIK1)) THEN RECOG NO <=
"0001";
                               ELSIF (MAX = CONV INTEGER (LOG LIK2)) THEN RECOG NO \leq=
"0010";
                               ELSIF (MAX = CONV_INTEGER(LOG_LIK3)) THEN RECOG NO <=</pre>
"0011";
                               ELSE RECOG NO <= "0100";
                               END IF;
                     ELSE
             RECOG NO <= "ZZZZ";
              END IF;
   END PROCESS PRO7;
END MAX MODULE;
```

## APPENDIX - C

## SYNTHESIS REPORT

```
RELEASE 7.11 - XST H.38
COPYRIGHT (C) 1995-2005 XILINX, INC. ALL RIGHTS RESERVED.
--> PARAMETER TMPDIR SET TO PROJNAV
CPU: 0.00 / 1.53 s | ELAPSED: 0.00 / 1.00 s
--> Parameter xsthdpdir set to ./xst
CPU: 0.00 / 1.53 s | ELAPSED: 0.00 / 1.00 s
--> READING DESIGN: VITERBI SIM.PRJ
TABLE OF CONTENTS
 1) SYNTHESIS OPTIONS SUMMARY
 2) HDL COMPILATION
 3) HDL ANALYSIS
 4) HDL SYNTHESIS
 5) ADVANCED HDL SYNTHESIS
   5.1) HDL SYNTHESIS REPORT
 6) Low Level Synthesis
 7) FINAL REPORT
   7.1) DEVICE UTILIZATION SUMMARY
   7.2) TIMING REPORT
______
           SYNTHESIS OPTIONS SUMMARY
______
---- Source Parameters
INPUT FILE NAME
                          : "VITERBI SIM.PRJ"
INPUT FORMAT
                          : MIXED
IGNORE SYNTHESIS CONSTRAINT FILE : NO
---- TARGET PARAMETERS
OUTPUT FILE NAME
                         : "VITERBI SIM"
OUTPUT FORMAT
                           : NGC
                          : xc2vp50-6-ff1148
TARGET DEVICE
---- Source Options
TOP MODULE NAME
                          : VITERBI SIM
TOP MODULE WARE
AUTOMATIC FSM EXTRACTION
                           : YES
                           : Auto
FSM ENCODING ALGORITHM
FSM STYLE
RAM EXTRACTION
                           : YES
RAM STYLE
                          : Auto
ROM EXTRACTION
                          : Yes
ROM STYLE
                          : Auto
                          : YES
Mux Extraction
```

: YES

DECODER EXTRACTION

SHIFT REGISTER EXTRACTION
LOGICAL SHIFTER EXTRACTION

PRIORITY ENCODER EXTRACTION : YES

```
·
: YES
RESOURCE SHARING
MULTIPLIER STYLE
                            : AUTO
AUTOMATIC REGISTER BALANCING
                           : No
---- TARGET OPTIONS
ADD IO BUFFERS
                            : YES
GLOBAL MAXIMUM FANOUT
                           : 500
ADD GENERIC CLOCK BUFFER (BUFG)
                             : 16
REGISTER DUPLICATION : YES
EQUIVALENT REGISTER REMOVAL : YES
SLICE PACKING
                           : YES
PACK IO REGISTERS INTO IOBS : AUTO
---- GENERAL OPTIONS
                           : Speed
OPTIMIZATION GOAL
                          : 1
OPTIMIZATION EFFORT
KEEP HIERARCHY
                           : NO
GLOBAL OPTIMIZATION : ALLCLOCKNETS
RTL OUTPUT
                            : Yes
WRITE TIMING CONSTRAINTS
HIERARCHY SEPARATOR
                           : NO
                           : /
BUS DELIMITER
CASE SPECIFIER
                            : <>
                           : MAINTAIN
SLICE UTILIZATION RATIO : 100
SLICE UTILIZATION RATIO DELTA : 5
---- OTHER OPTIONS
                            : VITERBI SIM.LSO
LSO
READ CORES
                            : YES
                           : NO
CROSS CLOCK ANALYSIS
verilog2001
                            : YES
SAFE_IMPLEMENTATION
                           : No
OPTIMIZE INSTANTIATED PRIMITIVES : NO
TRISTATE2LOGIC
                           : YES
TRISTALE 2200.

USE_CLOCK_ENABLE
                            : YES
USE SYNC SET
                            : YES
USE SYNC RESET
                            : Yes
ENABLE AUTO FLOORPLANNING
                           : No
______
______
                    HDL COMPILATION
______
COMPILING VHOL FILE "C:/ADSHFLLF/123/VITERBI ALGO232.VHD" IN LIBRARY WORK.
ARCHITECTURE VITERBI SIM OF ENTITY VITERBI SIM IS UP TO DATE.
ARCHITECTURE ROM MODULEO OF ENTITY ROM_MODULEO IS UP TO DATE.
ARCHITECTURE ROM MODULE1 OF ENTITY ROM MODULE1 IS UP TO DATE.
ARCHITECTURE ROM MODULE2 OF ENTITY ROM MODULE2 IS UP TO DATE.
ARCHITECTURE ROM MODULE3 OF ENTITY ROM MODULE3 IS UP TO DATE.
ARCHITECTURE ROM MODULE4 OF ENTITY ROM MODULE4 IS UP TO DATE.
ARCHITECTURE VITERBI ALGOO OF ENTITY VITERBI ALGOO IS UP TO DATE.
```

: YES

XOR COLLAPSING

ARCHITECTURE VITERBI\_ALGO1 OF ENTITY VITERBI\_ALGO1 IS UP TO DATE. ARCHITECTURE VITERBI\_ALGO2 OF ENTITY VITERBI\_ALGO2 IS UP TO DATE. ARCHITECTURE VITERBI\_ALGO3 OF ENTITY VITERBI\_ALGO3 IS UP TO DATE. ARCHITECTURE VITERBI\_ALGO4 OF ENTITY VITERBI\_ALGO4 IS UP TO DATE. ARCHITECTURE MAX MODULE OF ENTITY MAX MODULE IS UP TO DATE.

\_\_\_\_\_

==

## HDL Analysis

\_\_\_\_\_

==

Analyzing Entity <viterbi\_sim> (Architecture <viterbi\_sim>).
Entity <viterbi\_sim> analyzed. Unit <viterbi\_sim> generated.

ANALYZING ENTITY <VITERBI\_ALGOO> (ARCHITECTURE <VITERBI\_ALGOO>).

INFO:Xst:1304 - Contents of register <max\_enable> in unit <viterbi\_algoo> never changes during circuit operation. The register is replaced by logic.

Entity <viterbi\_algoo> analyzed. Unit <viterbi\_algoo> generated.

ANALYZING ENTITY <VITERBI\_ALGO1> (ARCHITECTURE <VITERBI\_ALGO1>).

INFO:Xst:1304 - Contents of Register <max\_enable> in unit <viterbi\_algo1> never changes during circuit operation. The Register is Replaced by Logic.

Entity <viterbi algo1> analyzed. Unit <viterbi algo1> generated.

ANALYZING ENTITY <VITERBI\_ALGO2> (ARCHITECTURE <VITERBI\_ALGO2>).

INFO:Xst:1304 - Contents of register <max\_enable> in unit <viterbi\_algo2> never changes during circuit operation. The register is replaced by logic.

Entity <viterbi algo2> analyzed. Unit <viterbi algo2> generated.

Analyzing Entity <viterbi\_algo3> (Architecture <viterbi\_algo3>).

INFO:Xst:1304 - Contents of register <max\_enable> in unit <viterbi\_algo3> never changes during circuit operation. The register is replaced by logic.

Entity <viterbi algo3> analyzed. Unit <viterbi algo3> generated.

ANALYZING ENTITY <VITERBI\_ALGO4> (ARCHITECTURE <VITERBI\_ALGO4>).

INFO:Xst:1304 - Contents of Register <max\_enable> in unit <viterbi\_algo4> never changes during circuit operation. The Register is Replaced by Logic.

ENTITY <VITERBI ALGO4> ANALYZED. Unit <VITERBI ALGO4> GENERATED.

Analyzing Entity <rom\_module0> (Architecture <rom\_module0>). Entity <rom module0> analyzed. Unit <rom module0> generated.

ANALYZING ENTITY < ROM\_MODULE1> (ARCHITECTURE < ROM\_MODULE1>).
ENTITY < ROM MODULE1> ANALYZED. UNIT < ROM MODULE1> GENERATED.

Analyzing Entity <rom\_module2> (Architecture <rom\_module2>).
Entity <rom module2> analyzed. Unit <rom module2> generated.

Analyzing Entity <rom\_module3> (Architecture <rom\_module3>).
Entity <rom module3> analyzed. Unit <rom module3> generated.

Analyzing Entity <rom\_module4> (Architecture <rom\_module4>). Entity <rom module4> analyzed. Unit <rom module4> generated.

ANALYZING ENTITY <MAX\_MODULE> (ARCHITECTURE <MAX\_MODULE>). ENTITY <MAX MODULE> ANALYZED. UNIT <MAX MODULE> GENERATED.

```
HDL SYNTHESTS
_____
SYNTHESIZING UNIT < MAX MODULE>.
   Related source file is "C:/adshfllf/123/viterbi algo232.vhd".
WARNING: Xst: 647 - Input <CLock> is never used.
   Found 4-bit tristate buffer for signal <recog no>.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0015> CREATED AT LINE 1981.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0016> CREATED AT LINE 1982.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0017> CREATED AT LINE 1983.
   Found 32-Bit comparator greater for signal <$n0018> created at line 1984.
   FOUND 32-BIT COMPARATOR EQUAL FOR SIGNAL <$N0019> CREATED AT LINE 1985.
   FOUND 32-BIT COMPARATOR EQUAL FOR SIGNAL <$N0020> CREATED AT LINE 1985.
   Found 32-\text{Bit} comparator equal for signal <$n0021> created at line 1986.
   FOUND 32-BIT COMPARATOR EQUAL FOR SIGNAL <$N0022> CREATED AT LINE 1987.
      INFERRED 8 COMPARATOR (S).
      INFERRED 4 TRISTATE(S).
Unit <max module> synthesized.
SYNTHESIZING UNIT < ROM MODULE 4>.
   Related source file is "C:/adshfllf/123/viterbi algo232.vhd".
   Found 32x8-bit ROM for signal <$n0002> created at line 635.
   Found 8-Bit Tristate Buffer for Signal <Data out>.
   FOUND 1-BIT REGISTER FOR SIGNAL < DATA READY>.
   FOUND 8-BIT REGISTER FOR SIGNAL < MTRIDATA DATA OUT > CREATED AT LINE 635.
   FOUND 1-BIT REGISTER FOR SIGNAL < MTRIEN DATA OUT > CREATED AT LINE 635.
   SUMMARY:
      INFERRED 1 ROM(s).
      INFERRED 10 D-TYPE FLIP-FLOP(s).
      INFERRED 8 TRISTATE(S).
Unit < ROM MODULE 4> SYNTHESIZED.
SYNTHESIZING UNIT < ROM MODULE 3>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
   FOUND 32x8-BIT ROM FOR SIGNAL <$N0002> CREATED AT LINE 578.
   Found 8-BIT TRISTATE BUFFER FOR SIGNAL < DATA OUT>.
   Found 1-bit register for signal <Data ready>.
   Found 8-Bit register for signal <Mtridata Data out> created at line 578.
   Found 1-bit register for signal <Mtrien_Data out> created at line 578.
   SUMMARY:
      INFERRED 1 ROM(s).
      INFERRED 10 D-TYPE FLIP-FLOP(S).
      INFERRED 8 TRISTATE(s).
Unit < rom module 3> synthesized.
SYNTHESIZING UNIT < ROM MODULE 2>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
   Found 32x8-bit ROM for signal <$n0002> created at line 521.
   FOUND 8-BIT TRISTATE BUFFER FOR SIGNAL < DATA OUT>.
```

```
Found 1-bit register for signal <Data ready>.
   FOUND 8-BIT REGISTER FOR SIGNAL < MTRIDATA DATA OUT > CREATED AT LINE 521.
   Found 1-bit register for signal <Mtrien Data out> created at line 521.
   SUMMARY:
       INFERRED 1 ROM(s).
       INFERRED 10 D-TYPE FLIP-FLOP(S).
       INFERRED 8 TRISTATE (S).
Unit < ROM MODULE 2> SYNTHESIZED.
SYNTHESIZING UNIT < ROM MODULE 1>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI_ALGO232.VHD".
   FOUND 32x8-BIT ROM FOR SIGNAL <$N0002> CREATED AT LINE 464.
   Found 8-Bit Tristate Buffer for Signal <Data out>.
   FOUND 1-BIT REGISTER FOR SIGNAL < DATA READY>.
   Found 8-bit register for signal <MTRIDATA DATA OUT> created at line 464.
   Found 1\text{-Bit} register for signal <MTRIEN Data out> created at line 464.
   SUMMARY:
      INFERRED 1 ROM(s).
       INFERRED 10 D-TYPE FLIP-FLOP(S).
       INFERRED 8 TRISTATE (S).
Unit < ROM MODULE 1 > SYNTHESIZED.
SYNTHESIZING UNIT < ROM MODULE 0>.
   Related source file is "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
   FOUND 32x8-BIT ROM FOR SIGNAL <$N0002> CREATED AT LINE 407.
   Found 8-Bit Tristate Buffer for Signal <Data out>.
   Found 1-Bit register for signal <Data ready>.
   Found 8-Bit register for signal < Mtridata Data out > created at line 407.
   Found 1-bit register for signal <Mtrien_Data_out> created at line 407.
   SUMMARY:
       INFERRED 1 ROM(s).
       INFERRED 10 D-TYPE FLIP-FLOP(S).
       INFERRED 8 TRISTATE (S).
Unit < ROM MODULE 0 > SYNTHESIZED.
SYNTHESIZING UNIT <VITERBI ALGO4>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
WARNING: Xst: 647 - Input < Data in < 7:6>> is never used.
   FOUND 64x82-BIT ROM FOR SIGNAL <$n0082>.
   Found 33x25-Bit ROM for signal <$n0007> created at line 1952.
   Found 5-Bit Tristate Buffer for Signal < Address>.
   Found 32-bit register for signal <Log Lik>.
   FOUND 1-BIT REGISTER FOR SIGNAL <ENABLE>.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0009> CREATED AT LINE 1917.
   Found 32-Bit subtractor for signal <$n0010> created at line 1917.
   Found 32-bit subtractor for signal <$n0011> created at line 1917.
   Found 32-Bit subtractor for signal <$n0012> created at line 1917.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0025> CREATED AT LINE 1952.
   Found 26-bit subtractor for signal <$n0026> created at line 1951.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0027> CREATED AT LINE 1950.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0028> CREATED AT LINE 1949.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0029> CREATED AT LINE 1948.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0040> CREATED AT LINE 1924.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0054> CREATED AT LINE 1957.
```

```
Found 32-Bit subtractor for signal <$n0055> created at line 1957.
   Found 32-Bit subtractor for signal <$n0056> created at line 1958.
   Found 32-Bit subtractor for signal <$n0057> created at line 1958.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0058> CREATED AT LINE 1959.
   Found 32-bit subtractor for signal <$n0059> created at line 1959.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0060> CREATED AT LINE 1956.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0061> CREATED AT LINE 1956.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0062> CREATED AT LINE 1955.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0063> CREATED AT LINE 1960.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0064> CREATED AT LINE 1960.
   Found 32-Bit adder for signal <$n0065> created at line 1959.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0066> CREATED AT LINE 1958.
   Found 32-bit adder for signal <$n0067> created at line 1957.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0068> CREATED AT LINE 1956.
   Found 32-bit adder for signal <$n0069> created at line 1955.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0070> CREATED AT LINE 1911.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0071> CREATED AT LINE 1917.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0072> CREATED AT LINE 1911.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0073> CREATED AT LINE 1911.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0074> CREATED AT LINE 1911.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0076> CREATED AT LINE 1911.
   Found 32-\text{Bit} comparator greater for signal <\$0078 created at line 1917.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0079> CREATED AT LINE 1917.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0080> CREATED AT LINE 1917.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0081> CREATED AT LINE 1917.
   FOUND 32-BIT COMPARATOR GREATEQUAL FOR SIGNAL <$N0146> CREATED AT LINE 1943.
   FOUND 192-BIT REGISTER FOR SIGNAL <D>.
   Found 32-bit up counter for signal <i>.
   FOUND 32-BIT UP COUNTER FOR SIGNAL <K>.
   FOUND 5-BIT REGISTER FOR SIGNAL <MTRIDATA ADDRESS> CREATED AT LINE 1926.
   FOUND 1-BIT REGISTER FOR SIGNAL < MTRIEN ADDRESS > CREATED AT LINE 1926.
   SUMMARY:
      INFERRED 2 ROM(s).
      INFERRED 2 COUNTER(S).
      INFERRED 231 D-TYPE FLIP-FLOP(S).
      INFERRED 25 ADDER/SUBTRACTOR(s).
      INFERRED 12 COMPARATOR(S).
      INFERRED 5 TRISTATE(S).
Unit <viterbi algo4> synthesized.
SYNTHESIZING UNIT <VITERBI ALGO3>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
WARNING: Xst: 647 - Input < Data in < 7:6>> is never used.
   Found 64x95-Bit ROM for signal <$n0082>.
   FOUND 33x25-BIT ROM FOR SIGNAL <$n0007> CREATED AT LINE 1685.
   FOUND 5-BIT TRISTATE BUFFER FOR SIGNAL <ADDRESS>.
   Found 32-bit register for signal <Log Lik>.
   Found 1-Bit register for signal <Enable>.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0009> CREATED AT LINE 1650.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0010> CREATED AT LINE 1650.
   Found 32-Bit subtractor for signal <$n0011> created at line 1650.
   Found 32-bit subtractor for signal <$n0012> created at line 1650.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0025> CREATED AT LINE 1685.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$n0026> CREATED AT LINE 1684.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0027> CREATED AT LINE 1683.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0028> CREATED AT LINE 1682.
```

```
Found 25-Bit subtractor for signal <$n0029> created at line 1681.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0040> CREATED AT LINE 1657.
   Found 32-bit subtractor for signal <$0054> created at line 1690.
   Found 32-Bit subtractor for signal <$n0055> created at line 1690.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0056> CREATED AT LINE 1691.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0057> CREATED AT LINE 1691.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0058> CREATED AT LINE 1692.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0059> CREATED AT LINE 1692.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0060> CREATED AT LINE 1689.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0061> CREATED AT LINE 1689.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0062> CREATED AT LINE 1688.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0063> CREATED AT LINE 1693.
   Found 32-Bit adder for signal <$n0064> created at line 1693.
   Found 32-Bit adder for signal <$n0065> created at line 1692.
   Found 32-bit adder for signal <$n0066> created at line 1691.
   Found 32-bit adder for signal <$n0067> created at line 1690.
   Found 32-Bit adder for signal <$n0068> created at line 1689.
   Found 32-bit adder for signal <$n0069> created at line 1688.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0070> CREATED AT LINE 1644.
   Found 32-bit comparator greater for signal <$n0071> created at line 1650.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0072> CREATED AT LINE 1644.
   Found 32-Bit comparator less for signal <$n0073> created at line 1644.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0074> CREATED AT LINE 1644.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0076> CREATED AT LINE 1644.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0078> CREATED AT LINE 1650.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0079> CREATED AT LINE 1650.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0080> CREATED AT LINE 1650.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0081> CREATED AT LINE 1650.
   FOUND 32-BIT COMPARATOR GREATEQUAL FOR SIGNAL <$N0146> CREATED AT LINE 1676.
   FOUND 192-BIT REGISTER FOR SIGNAL <D>.
   Found 32-bit up counter for signal <i>.
   FOUND 32-BIT UP COUNTER FOR SIGNAL <k>.
   FOUND 5-BIT REGISTER FOR SIGNAL <MTRIDATA ADDRESS> CREATED AT LINE 1659.
   Found 1-Bit register for signal <MTRIEN Address> created at Line 1659.
   SUMMARY:
       INFERRED 2 ROM(s).
       INFERRED 2 COUNTER(s).
       INFERRED 231 D-TYPE FLIP-FLOP(S).
       INFERRED 25 ADDER/SUBTRACTOR(s).
       INFERRED 12 COMPARATOR (S).
       INFERRED 5 TRISTATE(s).
Unit <viterbi ALGO3> synthesized.
SYNTHESIZING UNIT <VITERBI ALGO2>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
WARNING: Xst: 647 - Input < Data in < 7:6>> is never used.
   Found 64x84-bit ROM for signal <$n0082>.
   FOUND 33x25-BIT ROM FOR SIGNAL <$N0007> CREATED AT LINE 1420.
   Found 5-Bit Tristate Buffer for Signal <Address>.
   Found 32-bit register for signal <Log Lik>.
   Found 1-bit register for signal <Enable>.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0009> CREATED AT LINE 1385.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0010> CREATED AT LINE 1385.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0011> CREATED AT LINE 1385.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0012> CREATED AT LINE 1385.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$n0025> CREATED AT LINE 1420.
```

```
FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0026> CREATED AT LINE 1419.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0027> CREATED AT LINE 1418.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0028> CREATED AT LINE 1417.
   Found 25-Bit Subtractor for Signal <$n0029> created at Line 1416.
   Found 32-Bit comparator less for signal <$n0040> created at line 1392.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0054> CREATED AT LINE 1425.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0055> CREATED AT LINE 1425.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0056> CREATED AT LINE 1426.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0057> CREATED AT LINE 1426.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0058> CREATED AT LINE 1427.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0059> CREATED AT LINE 1427.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0060> CREATED AT LINE 1424.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0061> CREATED AT LINE 1424.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0062> CREATED AT LINE 1423.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0063> CREATED AT LINE 1428.
   Found 32-bit adder for signal <$n0064> created at line 1428.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0065> CREATED AT LINE 1427.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0066> CREATED AT LINE 1426.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0067> CREATED AT LINE 1425.
   Found 32-bit adder for signal <$n0068> created at line 1424.
   Found 32-bit adder for signal <$n0069> created at line 1423.
   Found 32-Bit comparator less for signal <$n0070> created at line 1379.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0071> CREATED AT LINE 1385.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0072> CREATED AT LINE 1379.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0073> CREATED AT LINE 1379.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0074> CREATED AT LINE 1379.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0076> CREATED AT LINE 1379.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0078> CREATED AT LINE 1385.
   Found 32-\text{Bit} comparator greater for signal <$n0079> created at line 1385.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0080> CREATED AT LINE 1385.
   Found 32-bit comparator greater for signal <$0081> created at line 1385.
   FOUND 32-BIT COMPARATOR GREATEQUAL FOR SIGNAL <$N0146> CREATED AT LINE 1411.
   Found 192-bit register for signal <D>.
   FOUND 32-BIT UP COUNTER FOR SIGNAL <1>.
   Found 32-bit up counter for signal <k>.
   FOUND 5-BIT REGISTER FOR SIGNAL <MTRIDATA ADDRESS> CREATED AT LINE 1394.
   FOUND 1-BIT REGISTER FOR SIGNAL <MTRIEN ADDRESS> CREATED AT LINE 1394.
   SUMMARY:
      INFERRED 2 ROM(s).
       INFERRED 2 COUNTER(S).
       INFERRED 231 D-TYPE FLIP-FLOP(S).
       INFERRED 25 ADDER/SUBTRACTOR(s).
       INFERRED 12 COMPARATOR(s).
       INFERRED 5 TRISTATE(s).
Unit <viterbi algo2> synthesized.
SYNTHESIZING UNIT <VITERBI ALGO1>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
WARNING:Xst:647 - INPUT <DATA IN<7:6>> IS NEVER USED.
   Found 64x83-Bit ROM for Signal <$n0082>.
   FOUND 33x25-BIT ROM FOR SIGNAL <$N0007> CREATED AT LINE 1153.
   FOUND 5-BIT TRISTATE BUFFER FOR SIGNAL <ADDRESS>.
   Found 32-bit register for signal <Log Lik>.
   FOUND 1-BIT REGISTER FOR SIGNAL <ENABLE>.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0009> CREATED AT LINE 1118.
   Found 32-bit subtractor for signal <$n0010> created at line 1118.
```

```
FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0011> CREATED AT LINE 1118.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0012> CREATED AT LINE 1118.
   Found 26-Bit subtractor for signal <$n0025> created at line 1153.
   Found 26-Bit subtractor for signal <$n0026> created at line 1152.
   Found 25-bit subtractor for signal <$n0027> created at line 1151.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0028> CREATED AT LINE 1150.
   FOUND 25-BIT SUBTRACTOR FOR SIGNAL <$N0029> CREATED AT LINE 1149.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0040> CREATED AT LINE 1125.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$n0054> CREATED AT LINE 1158.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0055> CREATED AT LINE 1158.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0056> CREATED AT LINE 1159.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0057> CREATED AT LINE 1159.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0058> CREATED AT LINE 1160.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0059> CREATED AT LINE 1160.
   Found 32-Bit subtractor for signal <$n0060> created at line 1157.
   Found 32-bit subtractor for signal <$n0061> created at line 1157.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0062> CREATED AT LINE 1156.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0063> CREATED AT LINE 1161.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0064> CREATED AT LINE 1161.
   Found 32-bit adder for signal <$n0065> created at line 1160.
   Found 32-Bit adder for signal <$n0066> created at line 1159.
   Found 32-bit adder for signal <$n0067> created at line 1158.
   Found 32-bit adder for signal <$n0068> created at line 1157.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0069> CREATED AT LINE 1156.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0070> CREATED AT LINE 1112.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0071> CREATED AT LINE 1118.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0072> CREATED AT LINE 1112.
   Found 32-\text{Bit} comparator less for signal <$n0073> created at line 1112.
   Found 32-\text{Bit} comparator less for signal <$n0074> created at line 1112.
   Found 32-bit comparator less for signal <$n0076> created at line 1112.
   Found 32-bit comparator greater for signal <$0.78> created at line 1118.
   Found 32-bit comparator greater for signal <$n0079> created at line 1118.
   Found 32-bit comparator greater for signal <$080> created at line 1118.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0081> CREATED AT LINE 1118.
   Found 32-bit comparator greatequal for signal <$n0146> created at line 1144.
   Found 192-bit register for signal <D>.
   Found 32-bit up counter for signal <i>.
   Found 32-bit up counter for signal <k>.
   FOUND 5-BIT REGISTER FOR SIGNAL <MTRIDATA ADDRESS> CREATED AT LINE 1127.
   FOUND 1-BIT REGISTER FOR SIGNAL <MTRIEN ADDRESS> CREATED AT LINE 1127.
   SUMMARY:
      INFERRED 2 ROM(s).
       INFERRED 2 COUNTER(S).
       INFERRED 231 D-TYPE FLIP-FLOP(S).
       INFERRED 25 ADDER/SUBTRACTOR(s).
      INFERRED 12 COMPARATOR(S).
      INFERRED 5 TRISTATE(S).
Unit <viterbi algo1> synthesized.
SYNTHESIZING UNIT <VITERBI ALGOO>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
WARNING: Xst: 647 - Input < Data in < 7:6>> is never used.
   FOUND 64x100-BIT ROM FOR SIGNAL <$N0082>.
   FOUND 33x25-BIT ROM FOR SIGNAL <$N0007> CREATED AT LINE 888.
   FOUND 5-BIT TRISTATE BUFFER FOR SIGNAL <ADDRESS>.
   Found 32-bit register for signal <Log Lik>.
```

```
FOUND 1-BIT REGISTER FOR SIGNAL <ENABLE>.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0009> CREATED AT LINE 854.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0010> CREATED AT LINE 854.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0011> CREATED AT LINE 854.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0012> CREATED AT LINE 854.
   Found 26-bit subtractor for signal <$n0025> created at line 888.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0026> CREATED AT LINE 887.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0027> CREATED AT LINE 886.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0028> CREATED AT LINE 885.
   FOUND 26-BIT SUBTRACTOR FOR SIGNAL <$N0029> CREATED AT LINE 884.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0040> CREATED AT LINE 861.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0054> CREATED AT LINE 893.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0055> CREATED AT LINE 893.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0056> CREATED AT LINE 894.
   Found 32-bit subtractor for signal <$n0057> created at line 894.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0058> CREATED AT LINE 895.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0059> CREATED AT LINE 895.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0060> CREATED AT LINE 892.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0061> CREATED AT LINE 892.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0062> CREATED AT LINE 891.
   FOUND 32-BIT SUBTRACTOR FOR SIGNAL <$N0063> CREATED AT LINE 896.
   Found 32-\text{Bit} adder for signal <$n0064> created at line 896.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0065> CREATED AT LINE 895.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0066> CREATED AT LINE 894.
   Found 32-Bit adder for signal <$n0067> created at line 893.
   Found 32-Bit adder for signal <$n0068> created at line 892.
   FOUND 32-BIT ADDER FOR SIGNAL <$N0069> CREATED AT LINE 891.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0070> CREATED AT LINE 848.
   Found 32-\text{Bit} comparator greater for signal <$n0071> created at line 854.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0072> CREATED AT LINE 848.
   Found 32-Bit comparator Less for signal <$n0073> created at line 848.
   Found 32-Bit comparator LESS FOR SIGNAL <$N0074> CREATED AT LINE 848.
   FOUND 32-BIT COMPARATOR LESS FOR SIGNAL <$N0076> CREATED AT LINE 848.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0078> CREATED AT LINE 854.
   FOUND 32-BIT COMPARATOR GREATER FOR SIGNAL <$N0079> CREATED AT LINE 854.
   Found 32-bit comparator greater for signal <$n0080> created at line 854.
   Found 32-bit comparator greater for signal <$n0081> created at line 854.
   FOUND 32-BIT COMPARATOR GREATEOUAL FOR SIGNAL <$N0146> CREATED AT LINE 879.
   Found 192-bit register for signal <D>.
   Found 32-bit up counter for signal <i>.
   Found 32-bit up counter for signal <k>.
   FOUND 5-BIT REGISTER FOR SIGNAL <MTRIDATA ADDRESS> CREATED AT LINE 863.
   Found 1-Bit register for signal <Mtrien Address> created at line 863.
   SUMMARY:
       INFERRED 2 ROM(s).
       INFERRED 2 COUNTER(S).
       INFERRED 231 D-TYPE FLIP-FLOP(S).
       INFERRED 25 ADDER/SUBTRACTOR(s).
       INFERRED 12 COMPARATOR(S).
       INFERRED 5 TRISTATE(s).
Unit <viterbi ALGOO> synthesized.
SYNTHESIZING UNIT <VITERBI SIM>.
   RELATED SOURCE FILE IS "C:/ADSHFLLF/123/VITERBI ALGO232.VHD".
Unit <viterbi sim> synthesized.
```

INFO:Xst:1767 - HDL ADVISOR - RESOURCE SHARING HAS IDENTIFIED THAT SOME ARITHMETIC OPERATIONS IN THIS DESIGN CAN SHARE THE SAME PHYSICAL RESOURCES FOR REDUCED DEVICE UTILIZATION. FOR IMPROVED CLOCK FREQUENCY YOU MAY TRY TO DISABLE RESOURCE SHARING.

\_\_\_\_\_\_

## ADVANCED HDL SYNTHESIS

\_\_\_\_\_\_

ADVANCED RAM INFERENCE ...

INFO:Xst:1647 - Data output of ROM < Mrom N0002> in block < ROM module0> is tied to REGISTER <MTRIDATA DATA OUT> IN BLOCK <ROM MODULE0>.

INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM

REGISTER <MTRIDATA DATA OUT> IN BLOCK <ROM MODULE1>.

INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

REGISTER <MTRIDATA DATA OUT> IN BLOCK <ROM MODULE2>.

INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

REGISTER <MTRIDATA DATA OUT> IN BLOCK <ROM MODULE3>.

INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block

INFO:Xst:1647 - Data output of ROM < Mrom N0002> in block < ROM module4> is tied to REGISTER <MTRIDATA DATA OUT> IN BLOCK <ROM MODULE4>.

INFO:Xst:1650 - The register is removed and the ROM is implemented as read-only block RAM.

ADVANCED MULTIPLIER INFERENCE ...

ADVANCED REGISTERED ADDSUB INFERENCE ...

DYNAMIC SHIFT REGISTER INFERENCE ...

\_\_\_\_\_\_

HDL SYNTHESIS REPORT

Macro Statistics

# BLOCK RAMS	: 5
32x8-bit single-port block RAM	: 5
# ROMs	: 10
33x25-BIT ROM	: 5
64x100-BIT ROM	: 1
64x82-BIT ROM	: 1
64x83-BIT ROM	: 1
64x84-BIT ROM	: 1
64x95-BIT ROM	: 1
# Adders/Subtractors	: 125
25-bit subtractor	: 10
26-bit subtractor	: 15
32-BIT ADDER	: 30
32-bit subtractor	: 70
# Counters	: 10
32-bit up counter	: 10
# REGISTERS	: 60

```
: 20
 1-BIT REGISTER
                              : 35
 32-BIT REGISTER
                              : 5
 5-BIT REGISTER
# COMPARATORS
 32-BIT COMPARATOR EQUAL
                             : 4
 32-BIT COMPARATOR GREATEQUAL
 32-BIT COMPARATOR GREATER
                             : 29
32-BIT COMPARATOR LESS
                              : 30
                              : 11
# TRISTATES
 4-BIT TRISTATE BUFFER
 5-BIT TRISTATE BUFFER
 8-BIT TRISTATE BUFFER
______
______
                     Low Level Synthesis
______
WARNING: Xst: 2042 - Unit viterbi sim: 40 internal tristates are replaced by Logic
(PULL-UP YES): W DATA0<0>, W DATA0<1>, W DATA0<2>, W DATA0<3>, W DATA0<4>,
\tt W DATA0<5>, \tt W DATA0<6>, \tt W DATA0<7>, \tt W DATA1<0>, \tt W DATA1<1>, \tt W DATA1<2>,
\tt w data1<3>, \tt w data1<4>, \tt w data1<5>, \tt w data1<6>, \tt w data1<7>, \tt w data2<0>,
\tt W DATA2<1>, \tt W DATA2<2>, \tt W DATA2<3>, \tt W DATA2<4>, \tt W DATA2<5>, \tt W DATA2<6>,
^{\rm W} DATA3<0>, ^{\rm W} DATA3<1>, ^{\rm W} DATA3<2>, ^{\rm W} DATA3<4>,
\tt w data3<5>, \tt w data3<6>, \tt w data3<7>, \tt w data4<0>, \tt w data4<1>, \tt w data4<2>,
w data4<3>, w data4<4>, w data4<5>, w data4<6>, w data4<7>.
WARNING: Xst: 2042 - Unit viterbi algo0: 5 internal tristates are replaced by logic
(PULL-UP YES): ADDRESS<0>, ADDRESS<1>, ADDRESS<2>, ADDRESS<4>.
WARNING: Xst: 2042 - Unit viterbi algol: 5 internal tristates are replaced by logic
(PULL-UP YES): ADDRESS<0>, ADDRESS<1>, ADDRESS<2>, ADDRESS<3>, ADDRESS<4>.
WARNING: Xst: 2042 - Unit viterbi algo2: 5 internal tristates are replaced by logic
(PULL-UP YES): ADDRESS<0>, ADDRESS<1>, ADDRESS<2>, ADDRESS<3>, ADDRESS<4>.
WARNING: Xst: 2042 - Unit viterbi algo3: 5 internal tristates are replaced by logic
(PULL-UP YES): ADDRESS<0>, ADDRESS<1>, ADDRESS<2>, ADDRESS<3>, ADDRESS<4>.
WARNING:Xst:2042 - Unit viterbi algo4: 5 internal tristates are replaced by logic
(PULL-UP YES): ADDRESS<0>, ADDRESS<1>, ADDRESS<2>, ADDRESS<3>, ADDRESS<4>.
OPTIMIZING UNIT <VITERBI SIM> ...
OPTIMIZING UNIT <VITERBI ALGO4> ...
OPTIMIZING UNIT <VITERBI ALGO3> ...
OPTIMIZING UNIT <VITERBI ALGO2> ...
OPTIMIZING UNIT <VITERBI ALGO1> ...
OPTIMIZING UNIT <VITERBI ALGOO> ...
LOADING DEVICE FOR APPLICATION RF DEVICE FROM FILE '2VP50.NPH' IN ENVIRONMENT
C:/XILINX.
Mapping all equations...
BUILDING AND OPTIMIZING FINAL NETLIST ...
Found area constraint ratio of 100 (+ 5) on block viterbi sim, actual ratio is 24.
```

```
FINAL REPORT
______
FINAL RESULTS
RTL TOP LEVEL OUTPOILING

TOP LEVEL OUTPUT FILE NAME
: NGC
RTL TOP LEVEL OUTPUT FILE NAME : VITERBI SIM.NGR
                         : VITERBI_SIM
                        : Speed
OPTIMIZATION GOAL
KEEP HIERARCHY
                        : NO
DESIGN STATISTICS
# IOs
                        : 5
Macro Statistics:
# RAM
                          : 5
# 32x8-BIT SINGLE-PORT BLOCK RAM: 5
# ROMs : 10
  33x25-BIT ROM
                          : 5
    64x100-BIT ROM
                          : 1
    64x82-BIT ROM
                          : 1
#
   64x83-BIT ROM
64x84-BIT ROM
64x95-BIT ROM
#
#
                         : 1
#
                         : 1
                        : 70
# REGISTERS
# 1-BIT REGISTER
                        : 20
    32-BIT REGISTER
                        : 45
                       : 45
: 5
# 5-BIT REGISTER
# TRISTATES
                        : 11
# 4-BIT TRISTATE BUFFER : 1
    5-BIT TRISTATE BUFFER
                        : 5
   8-BIT TRISTATE BUFFER
                        : 5
# Adders/Subtractors
                         : 135
                         : 10
  25-BIT SUBTRACTOR
    26-BIT SUBTRACTOR
32-BIT ADDER
                         : 15
#
    #
#
# COMPARATORS
# 32-BIT COMPARATOR EQUAL : 4
    32-BIT COMPARATOR GREATEQUAL: 5
    32-bit comparator greater : 29
    32-BIT COMPARATOR LESS : 30
CELL USAGE :
# BELS
                         : 21451
                         : 1
   GND
#
    INV
                         : 1531
                         : 734
    LUT1
#
                          : 367
#
    LUT1_L
                         : 501
    LUT2
#
   LUT2 L
#
                         : 1190
#
                         : 1420
    LUT3
    LUT3 D
                         : 310
# LUT3 L
                         : 387
```

: 3023

LUT4

```
# LUT4 L
                     : 780
   MUXCY
                     : 5782
#
                     : 993
#
   MUXF5
                     : 472
   MUXF6
#
   VCC
                     : 1
   XORCY
                     : 3959
# FLIPFLOPS/LATCHES
                     : 1485
                    : 25
   FD
#
   FDE
                     : 1440
#
   FDR
                     : 20
                     : 5
# RAMS
# RAMB16 S36
                     : 5
# CLOCK BUFFERS
                    : 1
  BUFGP
                     : 1
# IO BUFFERS
                     : 4
# OBUF
______
DEVICE UTILIZATION SUMMARY:
SELECTED DEVICE : 2VP50ff1148-6
                      5370 OUT OF 23616 22%
Number of Slices:
                      1485 OUT OF 47232 3%
Number of Slice Flip Flops:
NUMBER OF 4 INPUT LUTS:
                      8712 OUT OF 47232 18%
Number of bonded IOBs:
                        5 OUT OF 812 0%
                        5 OUT OF 232 2%
Number of BRAMs:
                         1 OUT OF 16 6%
NUMBER OF GCLKS:
______
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
   FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
   GENERATED AFTER PLACE-AND-ROUTE.
CLOCK INFORMATION:
______
                    | Clock buffer(FF name) | Load |
-----+
                               | 1490 |
                    | BUFGP
-----+
TIMING SUMMARY:
_____
Speed Grade: -6
 MINIMUM PERIOD: 21.675NS (MAXIMUM FREQUENCY: 46.135MHz)
 MINIMUM INPUT ARRIVAL TIME BEFORE CLOCK: NO PATH FOUND
 MAXIMUM OUTPUT REQUIRED TIME AFTER CLOCK: 24.162NS
```

MAXIMUM COMBINATIONAL PATH DELAY: NO PATH FOUND

## TIMING DETAIL:

-----

ALL VALUES DISPLAYED IN NANOSECONDS (NS)

\_\_\_\_\_\_

==

TIMING CONSTRAINT: DEFAULT PERIOD ANALYSIS FOR CLOCK 'CLOCK'

CLOCK PERIOD: 21.675NS (FREQUENCY: 46.135MHz)

Total number of paths / destination ports: 264934090128 / 2950

\_\_\_\_\_\_

\_\_

DELAY: 21.675NS (LEVELS OF LOGIC = 170)

SOURCE: VA4/D\_1\_0 (FF)
DESTINATION: VA4/LOG\_LIK\_31 (FF)
SOURCE CLOCK: CLOCK RISING

Source Clock: CLock rising Destination Clock: CLock rising

Data Path:  $VA4/D_1_0$  to  $VA4/log_lik_31$ 

FDE:C->Q	CELL:IN->OUT FANO		Gate Delay D		GICAL NAME (NET NAME)
MUXCY:S->0	FDE:C->Q	6	0.374	0.667	VA4/D 1 0 (VA4/D 1 0)
MUXCY:S->0	LUT2 L:I0->LO			0.000	VA4/XNor stageLut124 (VA4/N170)
MUXCY:CI->O	MUXCY:S->O	1	0.377	0.000	VA4/XNor stagecy rn 123
(VA4/XNOR_STAGE_CY0125)	(VA4/XNor_stage_cyo124)				
MUXCY:CI->O	MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_124
(VA4/XNOR_STAGE_CY0126) MUXCY:CI->O MUXCY:	(VA4/XNor_stage_cyo125)				
MUXCY:CI->O		1	0.042	0.000	VA4/XNor_stagecy_rn_125
(VA4/XNOR_STAGE_CY0127) MUXCY:CI->O  (VA4/XNOR_STAGE_CY0128) MUXCY:CI->O  (VA4/XNOR_STAGE_CY0129) MUXCY:CI->O  (VA4/XNOR_STAGE_CY0129) MUXCY:CI->O  (VA4/XNOR_STAGE_CY0130) MUXCY:CI->O  (VA4/XNOR_STAGE_CY0130) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_129  (VA4/XNOR_STAGE_CY0130) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_130  (VA4/XNOR_STAGE_CY0131) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0133) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0138) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139) MUXCY:CI->O  1 0.042 0.000 VA4/XNOR_STAGECY_RN_138					
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_127  (VA4/XNOR_STAGE_CY0128)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_128  (VA4/XNOR_STAGE_CY0129)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_129  (VA4/XNOR_STAGE_CY0130)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_130  (VA4/XNOR_STAGE_CY0131)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0133)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0134)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0135)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0137)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		1	0.042	0.000	VA4/XNor_stagecy_rn_126
(VA4/XNOR_STAGE_CY0128)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_128         (VA4/XNOR_STAGE_CY0129)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_129         (VA4/XNOR_STAGE_CY0130)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_130         (VA4/XNOR_STAGE_CY0131)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_131         (VA4/XNOR_STAGE_CY0132)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_132         (VA4/XNOR_STAGE_CY0133)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_133         (VA4/XNOR_STAGE_CY0134)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_134         MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_135         (VA4/XNOR_STAGE_CY0136)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_136         (VA4/XNOR_STAGE_CY0137)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_137         (VA4/XNOR_STAGE_CY0138)       MUXCY:CI->O       1       0.042       0.000       VA4/XNOR_STAGECY_RN_138         MUXCY:CI->O       1       <					
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_128  (VA4/XNOR_STAGE_CY0129)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_129  (VA4/XNOR_STAGE_CY0130)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_130  (VA4/XNOR_STAGE_CY0131)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0133)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0134)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0135)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)     MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		1	0.042	0.000	VA4/XNor_stagecy_rn_127
(VA4/XNor_STAGE_CY0129)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_129         (VA4/XNor_STAGE_CY0130)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_130         (VA4/XNor_STAGE_CY0131)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_131         (VA4/XNor_STAGE_CY0132)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_132         (VA4/XNor_STAGE_CY0133)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_133         (VA4/XNor_STAGE_CY0134)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_134         (VA4/XNor_STAGE_CY0135)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_135         (VA4/XNor_STAGE_CY0136)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_136         (VA4/XNor_STAGE_CY0137)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_137         (VA4/XNor_STAGE_CY0138)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_138         (VA4/XNor_STAGE_CY0139)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_STAGECY_RN_138         (V					
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_129  (VA4/XNOR_STAGE_CY0130)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_130  (VA4/XNOR_STAGE_CY0131)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0133)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)    MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		1	0.042	0.000	VA4/XNor_stagecy_rn_128
(VA4/XNOR_STAGE_CY0130)       1       0.042       0.000       VA4/XNOR_STAGECY_RN_130         (VA4/XNOR_STAGE_CY0131)       0.042       0.000       VA4/XNOR_STAGECY_RN_131         (VA4/XNOR_STAGE_CY0132)       0.042       0.000       VA4/XNOR_STAGECY_RN_132         (VA4/XNOR_STAGE_CY0133)       0.042       0.000       VA4/XNOR_STAGECY_RN_132         (VA4/XNOR_STAGE_CY0134)       0.042       0.000       VA4/XNOR_STAGECY_RN_133         (VA4/XNOR_STAGE_CY0135)       0.042       0.000       VA4/XNOR_STAGECY_RN_134         (VA4/XNOR_STAGE_CY0136)       0.042       0.000       VA4/XNOR_STAGECY_RN_135         (VA4/XNOR_STAGE_CY0137)       0.042       0.000       VA4/XNOR_STAGECY_RN_136         (VA4/XNOR_STAGE_CY0138)       0.042       0.000       VA4/XNOR_STAGECY_RN_137         (VA4/XNOR_STAGE_CY0139)       0.042       0.000       VA4/XNOR_STAGECY_RN_138         (VA4/XNOR_STAGE_CY0139)       0.042       0.000       VA4/XNOR_STAGECY_RN_138		-	0 0 4 0	0 000	100
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_130  (VA4/XNOR_STAGE_CY0131)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0133)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		Τ	0.042	0.000	VA4/XNOR_STAGECY_RN_129
(VA4/XNor_stage_cyo131)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_131         (VA4/XNor_stage_cyo132)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_132         (VA4/XNor_stage_cyo133)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_133         (VA4/XNor_stage_cyo134)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_134         (VA4/XNor_stage_cyo135)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_135         (VA4/XNor_stage_cyo136)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_136         (VA4/XNor_stage_cyo137)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_137         (VA4/XNor_stage_cyo138)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_138         (VA4/XNor_stage_cyo139)       MUXCY:CI->O       1       0.042       0.000       VA4/XNor_stagecy_Rn_139		-1	0 040	0 000	120
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_131  (VA4/XNOR_STAGE_CY0132)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0133)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		Τ	0.042	0.000	VA4/XNOR_STAGECY_RN_13U
(VA4/XNOR_STAGE_CY0132)  MUXCY:CI->O		1	0 042	0 000	VA / VNOD GERGDON DN 121
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_132  (VA4/XNOR_STAGE_CY0133)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		Τ.	0.042	0.000	VA4/XNOR_STAGECY_RN_131
(VA4/XNOR_STAGE_CY0133)  MUXCY:CI->O		1	0 042	0 000	VAA/YNOD STACECV DN 132
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_133  (VA4/XNOR_STAGE_CY0134)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		_	0.042	0.000	VAT/ NNOK_STAGECT_KN_132
(VA4/XNor_stage_cyo134)  MUXCY:CI->O		1	0 042	0 000	VA4/XNOR STAGECY BN 133
MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_134  (VA4/XNOR_STAGE_CY0135)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_135  (VA4/XNOR_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_136  (VA4/XNOR_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_137  (VA4/XNOR_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138  (VA4/XNOR_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNOR_STAGECY_RN_138		_	0.012	0.000	VIII, MIVOR_SIMODEI_RIV_199
(VA4/XNor_stage_cyo135)  MUXCY:CI->O		1	0.042	0.000	VA4/XNOR STAGECY RN 134
MUXCY:CI->O 1 0.042 0.000 VA4/XNor_STAGECY_RN_135  (VA4/XNor_STAGE_CY0136)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_STAGECY_RN_136  (VA4/XNor_STAGE_CY0137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_STAGECY_RN_137  (VA4/XNor_STAGE_CY0138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_STAGECY_RN_138  (VA4/XNor_STAGE_CY0139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_STAGECY_RN_139		_	****		
(VA4/XNor_stage_cyo136)    MUXCY:CI->O		1	0.042	0.000	VA4/XNor stagecy rn 135
MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_136  (VA4/XNor_stage_cyo137)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_137  (VA4/XNor_stage_cyo138)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_138  (VA4/XNor_stage_cyo139)  MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_138					, , , = , , , = , = , , ,
(VA4/XNor_stage_cyo137)         MUXCY:CI->O       1 0.042 0.000 VA4/XNor_stagecy_rn_137         (VA4/XNor_stage_cyo138)       1 0.042 0.000 VA4/XNor_stagecy_rn_138         (VA4/XNor_stage_cyo139)       1 0.042 0.000 VA4/XNor_stagecy_rn_139         MUXCY:CI->O       1 0.042 0.000 VA4/XNor_stagecy_rn_139		1	0.042	0.000	VA4/XNor stagecy rn 136
(VA4/XNor_stage_cyo138)  MUXCY:CI->O	(VA4/XNor stage cyo137)				
MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_138 (VA4/XNor_stage_cyo139) MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_139	MUXCY:CI->O	1	0.042	0.000	VA4/XNOR STAGECY RN 137
(VA4/XNor_stage_cyo139) MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_139	(VA4/XNor stage cyo138)				
MUXCY:CI->O 1 0.042 0.000 VA4/XNor_stagecy_rn_139	MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_138
(VA4/XNor_stage_cyo140)		1	0.042	0.000	VA4/XNor_stagecy_rn_139
	(VA4/XNor_stage_cyo140)				

```
1 0.042
                                     0.000 VA4/XNOR STAGECY RN 140
   MUXCY:CI->O
(VA4/XNor stage cyo141)
                                     0.000 VA4/XNor stagecy RN 141
   MUXCY:CI->O
                             0.042
(VA4/XNor stage cyo142)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 142
                         1
(VA4/XNor stage cyo143)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 143
(VA4/XNor stage cyo144)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 144
                         1
(VA4/XNor stage cyo145)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 145
(VA4/XNor stage cyo146)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 146
(VA4/XNor stage cyo147)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 147
(VA4/XNor stage cyo148)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 148
(VA4/XNor stage cyo149)
                             0.042
   MUXCY:CI->O
                                     0.000 VA4/XNor stagecy RN 149
                         1
(VA4/XNor stage cyo150)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 150
                         1
(VA4/XNor stage cyo151)
                             0.042
                                     0.000 VA4/XNor stagecy RN 151
   MUXCY:CI->O
                         1
(VA4/XNor stage cyo152)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 152
                         1
(VA4/XNor stage cyo153)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 153
(VA4/XNor stage cyo154)
                            0.524
   MUXCY:CI->O
                        63
                                     0.870 VA4/GE STAGECY RN 4
(VA4/GE STAGE CYO4)
                            0.313
                                     0.588 VA4/ N0013<0>1 (VA4/ N0013<0>)
   LUT3:12->0
                         2
                            0.313
                                     0.000 \text{ VA4/XNOR} STAGELUT31 (VA4/N71)
   LUT2 L:I0->LO
                         1
                            0.377
   MUXCY:S->O
                                     0.000 VA4/XNor stagecy RN 30
(VA4/XNor stage cyo31)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 31
(VA4/XNor stage cyo32)
   MUXCY:CI->O
                                     0.000 VA4/XNor stagecy RN 32
                             0.042
(VA4/XNor stage cyo33)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 33
                         1
(VA4/XNor stage cyo34)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 34
(VA4/XNor stage cyo35)
                                     0.000 VA4/XNor stagecy RN 35
   MUXCY:CI->O
                             0.042
(VA4/XNor stage cyo36)
                                     0.000 VA4/XNor stagecy RN 36
   MUXCY:CI->O
                             0.042
(VA4/XNor stage cyo37)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 37
(VA4/XNor stage cyo38)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 38
                         1
(VA4/XNor stage cyo39)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 39
(VA4/XNor stage cyo40)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 40
(VA4/XNor stage cyo41)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 41
(VA4/XNor stage cyo42)
```

MUXCY:CI->O	1	0.042	0.000	VA4/XNOR_STAGECY_RN_42
(VA4/XNor_stage_cyo43) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR_STAGECY_RN_43
(VA4/XNor_stage_cyo44) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR_STAGECY_RN_44
(VA4/XNOR_STAGE_CYO45) MUXCY:CI->O	1	0.042	0.000	VA4/XNor stagecy rn 45
(VA4/XNOR_STAGE_CYO46) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR STAGECY RN 46
(VA4/XNor_stage_cyo47) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR STAGECY RN 47
(VA4/XNOR_STAGE_CYO48) MUXCY:CI->O	1	0.042		VA4/XNOR STAGECY RN 48
(VA4/XNOR_STAGE_CYO49) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 49
(VA4/XNOR_STAGE_CY050) MUXCY:CI->O	1	0.042		VA4/XNOR STAGECY RN 50
(VA4/XNor_stage_cyo51)				
MUXCY:CI->O (VA4/XNOR_STAGE_CY052)	1	0.042		VA4/XNOR_STAGECY_RN_51
MUXCY:CI->O (VA4/XNor_stage_cyo53)	1	0.042		VA4/XNOR_STAGECY_RN_52
MUXCY:CI->O (VA4/XNor_stage_cyo54)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_53
MUXCY:CI->O (VA4/XNor stage cyo55)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_54
MUXCY:CI->O (VA4/XNor stage cyo56)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_55
MUXCY:CI->O (VA4/XNor stage cyo57)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_56
MUXCY:CI->O (VA4/XNor stage cyo58)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_57
MUXCY:CI->O (VA4/XNOR STAGE CYO59)	1	0.042	0.000	VA4/XNor_stagecy_rn_58
MUXCY:CI->O	1	0.042	0.000	VA4/XNOR_STAGECY_RN_59
(VA4/XNOR_STAGE_CYO60) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR_STAGECY_RN_60
(VA4/XNOR_stage_cyo61) MUXCY:CI->O	63	0.524	0.870	VA4/GE_stagecy_rn_1
(VA4/GE_stage_cyo1) LUT3_D:I2->O	1	0.313		VA4/_n0014<0>1 (VA4/_n0014<0>)
LUT2_L:I0->LO MUXCY:S->O	1 1	0.313 0.377		VA4/XNor_stageLut93 (VA4/N137) VA4/XNor_stagecy_rn_92
(VA4/XNOR_STAGE_CYO93) MUXCY:CI->O	1	0.042	0.000	VA4/XNor stagecy rn 93
(VA4/XNOR_STAGE_CYO94) MUXCY:CI->O	1	0.042	0.000	VA4/XNOR STAGECY RN 94
(VA4/XNor_stage_cyo95) MUXCY:CI->O	1	0.042		VA4/XNOR STAGECY RN 95
(VA4/XNOR_STAGE_CYO96) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 96
(VA4/XNor_stage_cyo97) MUXCY:CI->O	1	0.042		VA4/XNOR_STAGECY_RN_97
(VA4/XNor_stage_cyo98)				
MUXCY:CI->O (VA4/XNOR_STAGE_CY099)	1	0.042	0.000	VA4/XNOR_STAGECY_RN_98

MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_99
(VA4/XNor_stage_cyo100) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_100
(VA4/XNOR_STAGE_CYO101) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_101
(VA4/XNOR_STAGE_CYO102) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_102
(VA4/XNOR_STAGE_CYO103) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_103
(VA4/XNor_stage_cyo104) MUXCY:CI->O	1	0.042	0.000	VA4/XNor stagecy rn 104
(VA4/XNor_stage_cyo105) MUXCY:CI->O	1	0.042	0.000	VA4/XNor stagecy rn 105
(VA4/XNOR_STAGE_CYO106) MUXCY:CI->O	1	0.042	0.000	VA4/XNor stagecy rn 106
(VA4/XNor_stage_cyo107) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 107
(VA4/XNOR_STAGE_CY0108) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 108
(VA4/XNor_stage_cyo109) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 109
(VA4/XNor_stage_cyo110) MUXCY:CI->O	1	0.042		VA4/XNor stagecy rn 110
(VA4/XNor_stage_cyo111) MUXCY:CI->O	1	0.042		VA4/XNOR_STAGECT_RN_110 VA4/XNOR_STAGECY_RN_111
(VA4/XNor_stage_cyo112) MUXCY:CI->O	1	0.042		
(VA4/XNor_stage_cyo113)				VA4/XNor_stagecy_rn_112
MUXCY:CI->O (VA4/XNor_stage_cyo114)	1	0.042		VA4/XNor_stagecy_rn_113
MUXCY:CI->O (VA4/XNor_stage_cyo115)	1	0.042		VA4/XNor_stagecy_rn_114
MUXCY:CI->O (VA4/XNor_stage_cyo116)	1	0.042		VA4/XNor_stagecy_rn_115
MUXCY:CI->O (VA4/XNor_stage_cyo117)	1	0.042	0.000	VA4/XNor_stagecy_rn_116
MUXCY:CI->O (VA4/XNor stage cyo118)	1	0.042	0.000	VA4/XNor_stagecy_rn_117
MUXCY:CI->O (VA4/XNor stage cyo119)	1	0.042	0.000	VA4/XNor_stagecy_rn_118
MUXCY:CI->O (VA4/XNor stage cyo120)	1	0.042	0.000	VA4/XNor_stagecy_rn_119
MUXCY:CI->O (VA4/XNor stage cyo121)	1	0.042	0.000	VA4/XNor_stagecy_rn_120
MUXCY:CI->O (VA4/XNor stage cyo122)	1	0.042	0.000	VA4/XNor_stagecy_rn_121
MUXCY:CI->O (VA4/XNor stage cyo123)	1	0.042	0.000	VA4/XNor_stagecy_rn_122
MUXCY:CI->O	63	0.524	0.870	VA4/GE_STAGECY_RN_3
(VA4/GE_stage_cyo3) LUT3:I2->O	2	0.313		VA4/_n0015<0>1 (VA4/_n0015<0>)
LUT2_L:I0->LO MUXCY:S->O	1 1	0.313	0.000	VA4/XNOR_STAGELUT62 (VA4/N104) VA4/XNOR_STAGECY_RN_61
(VA4/XNor_stage_cyo62) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_62
(VA4/XNor_stage_cyo63)				

MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_63
(VA4/XNor_stage_cyo64) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_64
(VA4/XNor_stage_cyo65) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_65
(VA4/XNor_stage_cyo66) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_66
(VA4/XNor_stage_cyo67) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_67
(VA4/XNor_stage_cyo68) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_68
(VA4/XNOR_STAGE_CYO69) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_69
(VA4/XNOR_STAGE_CYO70) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_70
(VA4/XNOR_STAGE_CYO71) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_71
(VA4/XNOR_STAGE_CYO72) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_72
(VA4/XNOR_STAGE_CYO73) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_73
(VA4/XNOR_STAGE_CYO74) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_74
(VA4/XNOR_STAGE_CYO75) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_75
(VA4/XNOR_STAGE_CYO76) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_76
(VA4/XNOR_STAGE_CY077) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_77
(VA4/XNOR_STAGE_CYO78) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_78
(VA4/XNOR_STAGE_CY079) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_79
(VA4/XNOR_STAGE_CY080) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_80
(VA4/XNOR_STAGE_CYO81) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_81
(VA4/XNOR_STAGE_CY082) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_82
(VA4/XNOR_STAGE_CY083) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_83
(VA4/XNOR_STAGE_CYO84) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_84
(VA4/XNOR_STAGE_CY085) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_85
(VA4/XNOR_STAGE_CY086) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_86
(VA4/XNOR_STAGE_CY087) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_87
(VA4/XNOR_STAGE_CY088) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_88
(VA4/XNOR_STAGE_CY089) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_89
(VA4/XNOR_STAGE_CYO90) MUXCY:CI->O	1	0.042	0.000	VA4/XNor_stagecy_rn_90
(VA4/XNOR_STAGE_CYO91)				

```
1 0.042
                                   0.000 VA4/XNor stagecy RN 91
   MUXCY:CI->O
(VA4/XNor stage cyo92)
   MUXCY:CI->O
                        63 0.524
                                    0.870 VA4/GE STAGECY RN 2
(VA4/GE STAGE CYO2)
   LUT3 D:I2->0
                         1 0.313
                                    0.533 VA4/ N0016<0>1 (VA4/ N0016<0>)
   LUT2 L:I0->LO
                         1 0.313
                                    0.000 VA4/XNor stageLut (VA4/N38)
   MUXCY:S->O
                           0.377
                                    0.000 VA4/XNor stagecy
(VA4/XNor stage cyo)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 0
                         1
(VA4/XNor stage cyo1)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 1
(VA4/XNor stage cyo2)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 2
(VA4/XNor stage cyo3)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 3
(VA4/XNor stage cyo4)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 4
(VA4/XNor stage cyo5)
                             0.042
   MUXCY:CI->O
                                     0.000 VA4/XNor stagecy RN 5
                         1
(VA4/XNor stage cyo6)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 6
(VA4/XNor stage cyo7)
                             0.042
                                     0.000 VA4/XNor stagecy RN 7
   MUXCY:CI->O
                         1
(VA4/XNor stage cyo8)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 8
                         1
(VA4/XNor stage cyo9)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 9
(VA4/XNor stage cyo10)
                             0.042
                                     0.000 VA4/XNor stagecy RN 10
   MUXCY:CI->O
(VA4/XNor stage cyo11)
                             0.042
                                     0.000 VA4/XNor stagecy RN 11
   MUXCY:CI->O
(VA4/XNor stage cyo12)
                             0.042
                                     0.000 VA4/XNor stagecy RN 12
   MUXCY:CI->O
(VA4/XNor stage cyo13)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 13
(VA4/XNor stage cyo14)
   MUXCY:CI->O
                                     0.000 VA4/XNOR STAGECY RN 14
                             0.042
(VA4/XNor stage cyo15)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 15
                         1
(VA4/XNor stage cyo16)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 16
(VA4/XNor stage cyo17)
                                     0.000 VA4/XNor stagecy RN 17
   MUXCY:CI->O
                             0.042
(VA4/XNor stage cyo18)
                                     0.000 VA4/XNor stagecy RN 18
   MUXCY:CI->O
                             0.042
(VA4/XNor stage cyo19)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 19
                         1
(VA4/XNor stage cyo20)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 20
                         1
(VA4/XNor stage cyo21)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 21
(VA4/XNor stage cyo22)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 VA4/XNor stagecy RN 22
(VA4/XNor stage cyo23)
   MUXCY:CI->O
                             0.042
                                     0.000 VA4/XNor stagecy RN 23
(VA4/XNor stage cyo24)
```

```
MUXCY:CI->O 1 0.042 0.000 VA4/XNor stagecy RN 24
(VA4/XNor stage cyo25)
                  1 0.042 0.000 VA4/XNor stagecy RN 25
   MUXCY:CI->O
(VA4/XNor stage cyo26)
                  1 0.042 0.000 VA4/XNor stagecy RN 26
   MUXCY:CI->O
(VA4/XNor stage cyo27)
                   1 0.041 0.000 VA4/XNor stagecy RN 27
   MUXCY:CI->O
(VA4/XNor stage cyo28)
                   1 0.041 0.000 VA4/XNor stagecy RN 28
   MUXCY:CI->O
(VA4/XNor stage cyo29)
   MUXCY:CI->O
                   1 0.041 0.000 VA4/XNor stagecy RN 29
(VA4/XNor stage cyo30)
   MUXCY:CI->O 32 0.525 0.818 VA4/GE_STAGECY_RN_0
(VA4/GE STAGE CYO)
   LUT3_L:I2->LO
FDE:D
                  1 0.313 0.000 VA4/_n0032<3>1 (VA4/_n0032<3>)
                    0.234 VA4/Log_LIK_3
                    21.675Ns (14.471Ns LOGIC, 7.205NS ROUTE)
                         (66.8% LOGIC, 33.2% ROUTE)
______
TIMING CONSTRAINT: DEFAULT OFFSET OUT AFTER FOR CLOCK 'CLOCK'
 TOTAL NUMBER OF PATHS / DESTINATION PORTS: 9919329408 / 3
             24.162NS (Levels of Logic = 155)
 Source:
             VA0/LOG LIK 0 (FF)
 DESTINATION: RECOG_NO<2> (PAD)
Source Clock: Clock rising
 Data Path: VAO/Log Lik 0 to RECOG No<2>
                    GATE NET
  Cell: IN->OUT FANOUT DELAY DELAY LOGICAL NAME (NET NAME)
  (XNor stage cyo10)
                   1 0.042 0.000 XNor stagecy RN 10
   MUXCY:CI->O
(XNor stage cyo11)
                   1 0.042 0.000 XNor stagecy RN 11
   MUXCY:CI->O
(XNor stage cyo12)
   MUXCY:CI->O
                   1 0.042 0.000 XNor stagecy RN 12
(XNOR STAGE CYO13)
               1 0.042 0.000 XNor stagecy RN 13
   MUXCY:CI->O
(XNor stage cyo14)
```

MUXCY:CI->O	1	0.042	0.000	XNOR_STAGECY_RN_14
(XNor_stage_cyo15) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 15
(XNor stage cyo16)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_16
(XNor_stage_cyo17)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_17
(XNor_stage_cyo18)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_18
(XNor_stage_cyo19)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_19
(XNor_stage_cyo20)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_20
(XNor_stage_cyo21)				
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_21
(XNor stage cyo22)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 22
(XNor stage cyo23)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 23
(XNor stage cyo24)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 24
(XNor stage cyo25)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 25
(XNOR_STAGE_CYO26)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 26
(XNor stage cyo27)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 27
(XNor stage cyo28)				
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 28
(XNor stage cyo29)	_	0.012	0.000	
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 29
(XNor stage cyo30)	_	0.012	0.000	
MUXCY:CI->O	33	0.524	0.934	GE STAGECY (GE STAGE CYO)
LUT3:I0->0	2	0.313	0.588	MAX FIND/ N0003<0>1
(MAX FIND/ N0003<0>)	_	0.010	0.000	
LUT2:I0->0	1	0.313	0.000	XNor stageLut31 (N35)
MUXCY:S->O	1	0.377	0.000	XNor stagecy RN 30
(XNOR STAGE CYO31)	_	0.077	0.000	mion_smeder_im_so
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 31
(XNOR STAGE CYO32)	_	0.012	0.000	Mon bindlei in bi
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 32
(XNor_stage_cyo33)	_	0.012	0.000	Mon bindlet in 52
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 33
(XNor_stage_cyo34)		0.042	0.000	MION_STAGECT_NI_55
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 34
(XNOR STAGE CYO35)		0.042	0.000	MION_STAGECT_NN_ST
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 35
(XNOR STAGE CYO36)		0.042	0.000	MION_STAGECT_NI_55
MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 36
		0.042	0.000	ANOR_STAGECI_RN_30
(XNOR_STAGE_CYO37)	1	0 042	0 000	VNOD OBJCECV DN 27
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_37
(XNOR_STAGE_CYO38)	1	0 042	0 000	VNOD GENCEON DY 20
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_38
(XNOR_STAGE_CYO39)	1	0 042	0 000	VNOD GENCEON DY 20
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_39
(XNOR_STAGE_CYO40)				

MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_40
(XNOR_STAGE_CY041) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_41
(XNOR_STAGE_CY042) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_42
(XNOR_STAGE_CY043) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_43
(XNor_stage_cyo44) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_44
(XNOR_STAGE_CYO45) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_45
(XNOR_STAGE_CYO46) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 46
(XNOR_STAGE_CYO47) MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 47
(XNOR_STAGE_CYO48) MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 48
(XNOR_STAGE_CYO49)				
MUXCY:CI->O (XNOR_STAGE_CYO50)	1	0.042	0.000	XNor_stagecy_rn_49
MUXCY:CI->O (XNor stage cyo51)	1	0.042	0.000	XNOR_STAGECY_RN_50
MUXCY:CI->O (XNor stage cyo52)	1	0.042	0.000	XNor_stagecy_rn_51
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_52
(XNOR_STAGE_CY053) MUXCY:CI->O	1	0.042	0.000	XNOR_STAGECY_RN_53
(XNOR_STAGE_CYO54) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_54
(XNor_stage_cyo55) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_55
(XNOR_STAGE_CY056) MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 56
(XNOR_STAGE_CYO57) MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 57
(XNOR_STAGE_CYO58) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 58
(XNOR_STAGE_CYO59) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 59
(XNor_stage_cyo60)				
MUXCY:CI->O (XNOR_STAGE_CYO61)	1	0.042	0.000	XNOR_STAGECY_RN_60
MUXCY:CI->O LUT3:I0->O	33 2	0.524	0.934	GE_stagecy_rn_0 (GE_stage_cyo1) max find/ n0005<0>1
(MAX_FIND/_N0005<0>)	_		0.300	
LUT2:I0->0	1	0.313	0.000	XNOR_STAGELUT62 (N68)
MUXCY:S->O	1	0.377	0.000	XNOR_STAGECY_RN_61
(XNOR_STAGE_CY062) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_62
(XNOR_STAGE_CY063) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_63
(XNOR_STAGE_CY064) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_64
(XNOR_STAGE_CYO65) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_65
(XNor_stage_cyo66)				-

```
0.042
                                     0.000 XNor stagecy RN 66
   MUXCY:CI->O
(XNOR STAGE CYO67)
                             0.042
   MUXCY:CI->O
                                     0.000 XNor stagecy RN 67
(XNOR STAGE CYO68)
                             0.042
   MUXCY:CI->O
                                     0.000 XNor stagecy RN 68
                         1
(XNor stage cyo69)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 XNor stagecy RN 69
(XNor stage cyo70)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 70
                         1
(XNOR STAGE CYO71)
   MUXCY:CI->O
                         1
                             0.042
                                     0.000 XNor stagecy RN 71
(XNor stage cyo72)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 72
(XNor stage cyo73)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 73
(XNor stage cyo74)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 74
(XNor stage cyo75)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy Rn 75
                         1
(XNOR STAGE CYO76)
                             0.042
   MUXCY:CI->O
                         1
                                     0.000 XNor stagecy RN 76
(XNor stage cyo77)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 77
                         1
(XNOR STAGE CYO78)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 78
                         1
(XNor stage cyo79)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy Rn 79
(XNOR STAGE CYO80)
                             0.042
                                     0.000 XNor stagecy RN 80
   MUXCY:CI->O
(XNor stage cyo81)
                             0.042
                                     0.000 XNor stagecy RN 81
   MUXCY:CI->O
(XNor stage cyo82)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 82
                         1
(XNOR STAGE CYO83)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 83
                         1
(XNOR STAGE CYO84)
   MUXCY:CI->O
                                     0.000 XNor stagecy RN 84
                             0.042
(XNOR STAGE CYO85)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 85
                         1
(XNOR STAGE CYO86)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 86
(XNor stage cyo87)
   MUXCY:CI->O
                             0.042
                         1
                                     0.000 XNor stagecy RN 87
(XNor stage cyo88)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 88
(XNOR STAGE CYO89)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 89
                         1
(XNOR STAGE CYO90)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 90
                         1
(XNor stage cyo91)
   MUXCY:CI->O
                             0.042
                                     0.000 XNor stagecy RN 91
(XNor stage cyo92)
   MUXCY:CI->O
                        33 0.524
                                     0.934 GE STAGECY RN 1 (GE STAGE CYO2)
   LUT3:I0->O
                         2
                            0.313
                                     0.588 MAX FIND/ n0007<0>1
(MAX FIND/ N0007<0>)
   LUT2:I0->0
                            0.313
                                     0.000 XNor stageLut93 (N101)
```

MUXCY:S->O	1	0.377	0.000	XNor_stagecy_rn_92
(XNOR_STAGE_CY093) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_93
(XNOR_STAGE_CYO94) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_94
(XNOR_STAGE_CYO95) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_95
(XNOR_STAGE_CYO96) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 96
(XNOR_STAGE_CYO97) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 97
(XNOR_STAGE_CYO98) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 98
(XNOR_STAGE_CYO99) MUXCY:CI->O	1	0.042	0.000	
(XNor_stage_cyo100)				XNOR_STAGECY_RN_99
MUXCY:CI->O (XNor_stage_cyo101)	1	0.042	0.000	XNOR_STAGECY_RN_100
MUXCY:CI->O (XNor stage cyo102)	1	0.042	0.000	XNor_stagecy_rn_101
MUXCY:CI->O (XNor stage cyo103)	1	0.042	0.000	XNor_stagecy_rn_102
MUXCY:CI->O (XNor stage cyo104)	1	0.042	0.000	XNOR_STAGECY_RN_103
MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_104
(XNOR_STAGE_CY0105) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_105
(XNOR_STAGE_CYO106) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_106
(XNOR_STAGE_CYO107) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 107
(XNOR_STAGE_CYO108) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 108
(XNOR_STAGE_CYO109) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 109
(XNOR_STAGE_CYO110) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 110
(XNOR_STAGE_CYO111)				
MUXCY:CI->O (XNOR_STAGE_CYO112)	1	0.042	0.000	XNOR_STAGECY_RN_111
MUXCY:CI->O (XNor_stage_cyo113)	1	0.042	0.000	XNOR_STAGECY_RN_112
MUXCY:CI->O (XNor stage cyo114)	1	0.042	0.000	XNor_stagecy_rn_113
MUXCY:CI->O (XNor stage cyo115)	1	0.042	0.000	XNor_stagecy_rn_114
MUXCY:CI->O	1	0.042	0.000	XNOR_STAGECY_RN_115
(XNOR_STAGE_CY0116) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_116
(XNOR_STAGE_CYO117) MUXCY:CI->O	1	0.042	0.000	XNor_stagecy_rn_117
(XNOR_STAGE_CYO118) MUXCY:CI->O	1	0.042	0.000	XNor stagecy rn 118
(XNOR_STAGE_CYO119) MUXCY:CI->O	1	0.042	0.000	XNOR STAGECY RN 119
(XNOR_stage_cyo120)				

```
1 0.042 0.000 XNor stagecy RN 120
      MUXCY:CI->O
(XNor stage cyo121)
      MUXCY:CI->O 1 0.042 0.000 XNor STAGECY RN 121
(XNor stage cyo122)
      MUXCY:CI->O 1 0.042 0.000 XNor STAGECY RN 122
(XNor stage cyo123)
      MUXCY:CI->O
LUT3:I0->O
                                    32 0.524 0.933 GE STAGECY RN 2 (GE STAGE CYO3)
                                      4 0.313 0.629 MAX FIND/ N0008<0>1
(MAX FIND/ N0008<0>)
                               1 0.313 0.000 EQ_STAGELUT16 (N150)
1 0.377 0.000 EQ_STAGECY_RN_15 (EQ_STAGE_CY015)
1 0.042 0.000 EQ_STAGECY_RN_16 (EQ_STAGE_CY016)
1 0.042 0.000 EQ_STAGECY_RN_17 (EQ_STAGE_CY017)
1 0.042 0.000 EQ_STAGECY_RN_18 (EQ_STAGE_CY018)
1 0.042 0.000 EQ_STAGECY_RN_19 (EQ_STAGE_CY019)
1 0.042 0.000 EQ_STAGECY_RN_20 (EQ_STAGE_CY020)
1 0.042 0.000 EQ_STAGECY_RN_21 (EQ_STAGE_CY021)
1 0.042 0.000 EQ_STAGECY_RN_21 (EQ_STAGE_CY021)
1 0.042 0.000 EQ_STAGECY_RN_22 (EQ_STAGE_CY022)
1 0.042 0.000 EQ_STAGECY_RN_23 (EQ_STAGE_CY023)
1 0.042 0.000 EQ_STAGECY_RN_24 (EQ_STAGE_CY023)
1 0.042 0.000 EQ_STAGECY_RN_25 (EQ_STAGE_CY024)
1 0.042 0.000 EQ_STAGECY_RN_26 (EQ_STAGE_CY025)
1 0.042 0.000 EQ_STAGECY_RN_27 (EQ_STAGE_CY026)
1 0.042 0.000 EQ_STAGECY_RN_28 (EQ_STAGE_CY027)
1 0.042 0.000 EQ_STAGECY_RN_29 (EQ_STAGE_CY027)
1 0.042 0.000 EQ_STAGECY_RN_29 (EQ_STAGE_CY029)
3 0.524 0.610 EQ_STAGECY_RN_30 (MAX_FIND/_N0019)
1 0.313 0.390 MAX_FIND/_N0013<1>1
      LUT4:I0->0
                                      1 0.313 0.000 EQ_STAGELUT16 (N150)
      MUXCY:S->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
MUXCY:CI->O
MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      MUXCY:CI->O
      LUT4:I0->O
(RECOG NO 1 OBUF)
                              2.851 RECOG NO 1_OBUF (RECOG_NO<1>)
      OBUF:I->O
     _____
                                         24.162ns (16.424ns Logic, 7.739ns ROUTE)
     TOTAL
                                                    (68.0% LOGIC, 32.0% ROUTE)
______
CPU: 461.42 / 463.03 s | ELAPSED: 461.00 / 463.00 s
Total memory usage is 247028 kilobytes
NUMBER OF ERRORS : 0 ( 0 FILTERED)
Number of warnings: 12 ( 0 filtered)
Number of infos : 16 ( 0 filtered)
```