
#### Компилируем проект, запоминаем кол-во ресурсов и времянки.

Flow Status Successful - Sat Oct 26 23:47:46 2024 Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition **Revision Name** DE10 LITE GSensor Top-level Entity Name DE10\_LITE\_GSensor Family MAX 10 10M50DAF484C7G Device **Timing Models** Final Total logic elements 186 / 49,760 ( < 1 % ) Total registers 114 101 / 360 (28 %) Total pins Total virtual pins 0 0/1,677,312(0%) Total memory bits Embedded Multiplier 9-bit elements 0/288(0%) **Total PLLs** 1/4(25%) **UFM blocks** 0/1(0%) ADC blocks 0/2(0%)


# Slow 1200mV 85C Model Fmax Summary <<Filter>> Fmax Restricted Fmax Clock Name 1 217.39 MHz 217.39 MHz u\_spi\_pll|altpll\_component|auto\_generated|pll1|clk[0] 2 223.71 MHz 223.71 MHz MAX10\_CLK1\_50

Slo	Slow 1200mV 0C Model Fmax Summary									
•	< <filter>&gt;</filter>									
	Fmax	Restricted Fmax	Clock Name	Note						
1	238.89 MHz	238.89 MHz	u_spi_pll altpll_component auto_generated pll1 clk[0]							
2	242.72 MHz	242.72 MHz	MAX10_CLK1_50							


# Открываем Signal Tap Logic Analyzer:




## Правой кнопкой мышки – добавляем узлы:




## Вот так корявые имена:



## Вот так хорошие имена:




# Добавляем сигналы для просмотра:




#### Видим:

..onfig|oDATA L[6]~reg0 ..onfig|oDATA L[7]~reg0


Signal Tap Logic Analyzer - D:/WORK/\_RL1\_Altera/DE10-Lite\_v.2.1.0\_SystemCD/Demonstrations/GSensor/DE10\_LITE\_GSensor - DE10\_LITE\_GSensor - [stp1.stp]\*




#### Выбираем сигнал тактирования SignalTap:




# Выбираем глубину выборки... Чем больше глубина, тем больше BRAM юзается:





# Настраиваем условие запуска Signal Tap:




## Сохраняем:


Имя файла: stp1

Тип файла: Signal Tap Logic Analyzer Files (\*.stp)

## Соглашаемся добавить в проект:



#### Проверяем:



✓ Settings - DE10\_LITE\_GSensor

## Category:

General

Files

Libraries ✓ IP Settings

IP Catalog Search Locations

Design Templates

→ Operating Settings and Conditions

Voltage Temperature

Compilation Process Settings

Incremental Compilation

✓ EDA Tool Settings

Design Entry/Synthesis

Simulation
Board-Level

Compiler Settings
VHDL Input

Verilog HDL Input Default Parameters

Timing Analyzer Assembler Design Assistant

Signal Tap Logic Analyzer

Signal Tap Logic Analyzer

Specify compilation options for the Signal Tap Logic Analyzer.

Enable Signal Tap Logic Analyzer

Signal Tap File name: stp1.stp

Компилим и смотрим на ресурсы:

# Flow Summary

<<Filter>>

Flow Status Successful - Sun Oct 27 00:17:09 2024

Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition

Revision Name DE10\_LITE\_GSensor
Top-level Entity Name DE10\_LITE\_GSensor

Family MAX 10

Device 10M50DAF484C7G

Timing Models Final

Total logic elements 1,560 / 49,760 ( 3 % )

Total registers 1314

Total pins 101 / 360 (28 %)

Total virtual pins 0

Total memory bits 1,146,880 / 1,677,312 (68 %)

Embedded Multiplier 9-bit elements 0 / 288 (0 % )

 Total PLLs
 1 / 4 (25 %)


 UFM blocks
 0 / 1 (0 %)

 ADC blocks
 0 / 2 (0 %)

#### Стало:





#### Было:




Макс частота работы схемы упала с 217 до 208 МГц


## Зашиваем плату:








#### Смотрим что у нас с клоками





```
102
           PLL
103
                    u_spi_pll
      spi_pll
104
                    (dly_rst),
105
          .areset
                    (MAX10_CLK1_50),
106
          .inclk0
107
          .c0
                    (spi_clk),
                                         2MHz
108
          .c1
                    (spi_clk_out)
                                         2MHz phase shift
109
```


## Управление зумом:

Signal Tap Logic Analyzer - D:/WORK/\_RL1\_Altera/DE10-Lite\_v.2.1

File Edit View Project Processing Tools Window Help



Мышкой можно выделить зону для увеличения:



log: Tri	g @ 2024/10/27 00:23:07 (0:0:0.2 elapsed) #1	<b>←</b>							
TypeAlia Page 1	s Name	-2032037	-256	-128	0 1	28 256	384	. 512	640
*	spi ee config:u spi ee config iSPI CLK	0		mmmm			nnnnn		
*	spi ee config:u spi ee config iSPI CLK OUT	0	תתת.			uuuuu	uuuu		$\mathcal{M}$
*	GSENSOR SDI	1							
*	spi ee config:u spi ee config iG INT2	0			<u> </u>				
*	spi ee config:u spi ee config clear status	0							
*	spi ee config:u spi ee config read back	0							
*	spi ee config:u spi ee config read back d	0			<u> </u>				
*	spi ee config:u spi ee config read ready	0			1				
8	■ spi ee config:u spi ee config clear status d[30]	0h		0h	1h3h7h	F	h	EhCh8h	
*	spi ee config:u spi ee config high byte	0			1				
*	spi ee config:u spi ee config high byte d	0			1				
*	spi ee config:u spi ee config spi go	0						]	
<b>\_</b>	■ spi ee config:u spi ee config[s2p data[70]	00h						00h	
<b>*</b>	□ spi ee config:u spi ee config p2s data[150]	B308h		B308h					B008h
<b>\rightarrow</b>	■ spi ee config:u spi ee config oDATA L[70]	FBh			ļ			FBh	
<b>\_</b>	□ spi ee config:u spi ee config oDATA H[70]	FFh						FFh	
<b>*</b>	■ spi ee config:u spi ee config read idle count[140]	3FAFh				4001h			

## Что мы видим?

- 1) INT2 = 0, не было прерывания от акселя
- 2) А вот в счетчике N-й бит стал равен = 1, значит это «чтение по таймауту», когда счетчик досчитал
- 3) Вот стадия считывания регистра источника прерываний
- 4) Ну и запуск SPI транзакции для этого считывания P2S\_data = 0xB008

log: Trig	; @ 2024/10/27 00:23:07 (0:0:0.2 elapsed) #1	<b>+ +</b>									
TypeAlias	Name	-20328037	<del>-</del> 256	-128	Q		128	256	384	512	640 7
*	spi ee config:u spi ee config iSPI CLK	0	$\mathcal{M}$	$\mathcal{M}$	JU	ww	$\overline{\mathbf{n}}$	mmm	nnn	nnnn	
*	spi ee config:u spi ee config iSPI CLK OUT 🛕	0	nn	m	ЛŢ	uuu	ww	سسس	ww	uuuu	mmmm
	GSENSOR SDI	1					$\neg$				
	spi ee config:u spi ee config iG INT2	0			9						
	spi ee config:u spi ee config clear status	0			5					<u> </u>	
	spi ee config:u spi ee config read back	0									
	spi ee config:u spi ee config read back d	0			- 1						
	spi ee config:u spi ee config read ready	0									
	■ spi ee config:u spi ee config clear status d[30]  ■ spi ee config:u spi ee config clear status d[30]	Oh		0h		1h3h7h		Fh		EhCh8h	
	spi ee config:u spi ee config high byte	0			- 1						
	spi ee config:u spi ee config high byte d	0			ப						
	spi ee config:u spi ee config spi go	0									
<b>\( \begin{array}{c} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ </b>	⊞-spi ee config:u spi ee config s2p data[70]	00h			;					00	
<b>*</b>	⊞ spi ee config:u spi ee config p2s data[150]	B308h		B308h							B008h
<b>\(\rightarrow\)</b>	■ spi ee config:u spi ee config oDATA L[70]  ■ spi ee config:u spi ee config oDATA L[70]	FBh								FB	
<b>*</b>	■ spi ee config:u spi ee config oDATA H[70]  ■ spi ee config:u spi ee config oDATA H[70]	FFh			- 1	Λ				FF	h
<b>\_</b>	⊕ spi ee config:u spi ee config read idle count[140]	3FAFh	шш		Щ			<mark>4</mark> 001h			

Figure 5 shows the timing diagram for SPI Mode 3. In this mode, the clock polarity is 1, which indicates that the idle state of the clock signal is high. The clock phase in this mode is 1, which indicates that the data is sampled on the rising edge (shown by the orange dotted line) and the data is shifted on the falling edge (shown by the dotted blue line) of the clock signal.




Figure 5. SPI Mode 3, CPOL = 1, CPHA = 1: CLK idle state = high, data sampled on the rising edge and shifted on the falling edge.

T.e. аксель (слейв) засчелкивает данные по фронту своего клока, и засчелкивает 10\_110000, Read Mode, MB = 0, reg\_addr = 0x30 (interrupt source)

TypeAlia:	g @ 2024/10/27 01:19:21 (0:0:0.2 elapsed)  Name	-2032037	i	0		6	64		128		19	12		256		32
*	GSENSOR INT[1]	0	Ja	-			il					<del></del>				
*	GSENSOR INT[2]	0														
	spi ee config:u spi ee config iSPI CLK	0			$\overline{}$											
*	spi ee config:u spi ee config iSPI CLK OUT	0		1	THE .					Fu			Fu		تظ	
*	GSENSOR SCLK	1				$\Box$				$\Box$	$\Box$		$\Box$	$\Box$		
*	GSENSOR CS N	1		ጊ												
*	GSENSOR SDI	1			1			1 1		0	0	0				
*	spi ee config:u spi ee config iG INT2	0														
*	spi ee config:u spi ee config clear status	0		J												
*	spi ee config:u spi ee config read back	0		1												
*	spi ee config:u spi ee config read back d	0		-		l			ı				•	<u>'</u>		
*	spi ee config:u spi ee config read ready	0														
<b>\_</b>	⊞-spi ee config:u spi ee config[clear status d[30]	Oh	0	h	1h	31	n / 7	h 🛴							Fh	
	spi ee config:u spi ee config high byte	0														
	spi ee config:u spi ee config high byte d	0														
*	spi ee config:u spi ee config spi go	0		J												
<b>*</b>	■ spi ee config:u spi ee config s2p data[70]	00h											0	0h		
<b>a</b>	⊞-spi ee config:u spi ee config[p2s data[150]	B008h										B0081				
<b>\( \begin{align*}                                     </b>	■ spi ee config:u spi ee config oDATA L[70]	<u>FAh</u>		1										Ah		
<b>*</b>	■ spi ee config:u spi ee config oDATA H[70]	FFh												Fh		
<b>\rightarrow</b>	⊞ spi ee config:u spi ee config read idle count[140]	3FAFh	40001	ıXi.								4001	h			

## Вот чтение данных ускорения:

	g @ 2024/10/27 01:19:21 (0:0:0.2 elapsed)	<u>←</u> →								
TypeAlia:		-203 <b>2</b> 031	-256 . (	256	. 51	2 . 768	. 1024	. 1280	. 1536	. 17.
*	GSENSOR INT[1]	0								
*	GSENSOR INT[2]	0								
*	spi ee config:u spi ee config iSPI CLK	0		mmmmm	nnnnnn	mmmmm	mmmmm	תתתתתתתת	nnnnnnnn	www
*	spi ee config:u spi ee config iSPI CLK OUT	1		uuuuuuuu	wwww	uuuuuuu	uuuuuuu	nnnnnn	nnnnnnn	www
*	GSENSOR SCLK	1		-	m	uuuuuuu		mmm		
*	GSENSOR CS N	1			П					
*	GSENSOR SDI	1								
4	spi ee config:u spi ee config iG INT2	0								
*	spi ee config:u spi ee config clear status	0								
*	spi ee config:u spi ee config read back	0								
*	spi ee config:u spi ee config read back d	0							<b></b>	
*	spi ee config:u spi ee config read ready	0								
<b>a</b>	■ spi ee config:u spi ee config clear status d[30]	- Oh	Oh	Fh.				0	h	
*	spi ee config:u spi ee config high byte	0								
*	spi ee config:u spi ee config high byte d	0							Ì	
*	spi ee config:u spi ee config spi go	0								
	spi ee config:u spi ee config s2p data[70]	00h					00h			
<b>a</b>	■ spi ee config:u spi ee config p2s data[150]	B008h	BO	08h		B208h			B308h	
<b>\sigma</b>	■ spi ee config:u spi ee config oDATA L[70]	FAh			FAh					F9h
<b>&amp;</b>	■ spi ee config:u spi ee config oDATA H[70]	FFh					FFh			
<b>a</b>	spi ee config:u spi ee config read idle count[140]	3FAFh		4001h		0001h	C	002h		шш