```
Oct 05, 11 18:50
                                               code.txt
                                                                                       Page 1/17
file name: define w
      /* MieruPC2010 Version 1.4.0
                                                                             ArchLab. TOKYO TECH */
     'define DCM_CLKFX_MULTIPLY 7 // you can modify this value, (40MHz / 8) * 7 = 35MHz
'define DCM CLKFX DIVIDE 8 // CLKFX DIVIDE must be 1~32, CLKFX MULTIPLY must be 2~32
      'define SVS CLOCK 40
                                                                          // 27MHz gygtem clock
  11
      'define TIMER_CNT_WAIT ('SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY*1000) // for 1kHz timer
'define CPO CNT WAIT ('SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY*10) // for 100kHz CPO timer
  12
  13
      'define LCD_WAIT
                         ('SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY)
                                                                         // for LCD 1Mbps
      /* Memory Controller / Initializer Constants */
  16
      'define ADDR 23:0
                                   // Address Range 24bit
  1.8
      'define JADDR 21:0
                                    // Address Range for J format (ADDR - 2bit, 26bit max.)
  20
      'define HALT_ADDR 24'h0000
                                    // Branch Address to Halt
  22
      'define MMC_START_BLOCK 81
                                    // MMC Image Start Physical Address: 0x0000a200
  23
      'define MMC LAST BLOCK 1104
                                    // MMC Image End Physical Address: 0x00089fff
  25
      'define CPU START 5'h00
  27
  28
      'define CPU IF0
                     5/h01
      'define CDII TF1
                     5'h02
  29
  30
      'define CPU IF2
                     5'h03
      'define CPU_IF3
                     5'h04
      'define CPU_IF4
  33
      'define CPU_ID
                     5'h06
  34
      'define CPU RF
                     5/h07
      'define CDIL EX
  35
                     5'h08
  36
      'define CPU MAO
                     5'h09
  37
      'define CPU_MA1
      'define CPU_MA2
                     5'h0b
  39
      'define CPU_MA3
                     5'h0c
  40
      'define CPU MA4
                     5/h0d
  41
      'define CPII WR
                     5'h0e
      'define CPU_WCNT
                     5'h0f
      'define CPU_HALT
      'define CPU_ERROR 5'hll
      /* Instruction Attribute Definition
  46
      47
      'define READ NONE
                               19'h00000
      'define READ_RS
                               19'h00000
  50
      'define READ_RT
                               19'h00000
  51
      'define READ RD
                               19/600000
      'define READ HI
                               19'h00000
  52
  53
      'define READ LO
                               19'h00000
      'define READ_HILO
                               19/600000
      'define WRITE_NONE
                               19'h00000
  56
      'define WRITE_RS
                               19'h00000
  57
      'define WRITE RT
                               19'h00001
                               19'h00002
  58
      'define WRITE RD
  59
      'define WRITE_HI
                               19'h00004
                               19'h00008
      'define WRITE_LO
      'define WRITE_HILO
                               19'h0000c
  62
      'define WRITE RD COND
                               19/600010
  63
      'define WRITE RRA
                               19/100020
      'define LOAD 1B
                               19'h00040
  64
      'define LOAD_2B
                               19'h00080
                               19'h00100
      'define LOAD_4B_ALIGN
  67
      'define LOAD_4B_UNALIGN
                               19'h00200
  68
      'define LOAD 4B
                               19'h00300
  69
      'define LOAD ANY
                               19/h003c0
      'define STORE 1B
                               19'h00400
  70
      'define STORE_2B
                               19'h00800
      'define STORE_4B_ALIGN
                               19'h01000
  73
      'define STORE_4B_UNALIGN
                               19'h02000
      'define STORE 4B
                               19/103000
  74
      'define STORE ANY
                               19'h03c00
  75
  76
      'define LDST
      'define LOADSTORE_4B_UNALIGN 19'h02200
  78
      'define BRANCH
                               19'h04000
      'define BRANCH LIKELY
  79
                               19'h08000
  80
      'define READ CPO
                               19'h00000
                               19'h10000
  81
      'define WRITE CPO
      'define SYSTEM_CALL
                               19'h20000
      'define BRANCH_ERET
```

```
code.txt
 Oct 05, 11 18:50
                                                                                             Page 2/17
file name: MieruEMB.v
   /* MieruEMB System Version 1.0 since 2011-09
                                                                                ArchLab. TOKYO TECH */
      /* See the README file on the parent directory for license information.
      /* MieruPC2010 Version 1.4.0, 2011-10-05: Top Level Module ArchLab. TOKYO TECH */
       'include "../rtl/define.v"
       'default nettype none
      12
      module MieruEMB(CLK, SW, LCD, ULED, GPIO, GPI, MMC_CS_X, MMC_DIN, MMC_SCLK, MMC_DOUT,
                    SRAM_A, SRAM_D, SRAM_OE_X, SRAM_WE_X,
LCD CSO, LCD CD, LCD WR, LCD RSTB, LCD D);
  13
  14
  15
                          CLK, GPI;
                                       // input clock & general purpose input
          input
  16
          input [2:0]
                          SW;
                                        // input switch
  17
18
          input
                          MMC DOUT;
                                       // MMC Data Output
          output
                          LCD;
                                       // LCD Serial Output
  19
                          MMC CS X;
                                       // MMC Chin Select
          output
                          MMC DIN;
                                        // MMC Data Input
          output
                          MMC_SCLK;
                                        // MMC Clock
  21
22
23
24
25
26
27
          output
          output [2:0]
                          ULED;
                                        // User LED
          output reg [18:0] SRAM_A;
                                        // SRAM Address
          output reg
                          SRAM OF X;
                                       // SRAM Output Enable
                          SRAM_WE_X;
                                       // SRAM Write Enable
          output
          inout [1:0]
                          CDTO:
                                        // General Purpose T/O
          inout [7:0]
                          SRAM D;
                                        // SRAM Data Bus
  28
29
30
                       LCD_CSO, LCD_CD, LCD_WR, LCD_RSTB;
          output
          output [7:0] LCD_D;
  31
  32
          wire
                           FCLK, RST_OX;
                                                        // system clock and reset signal
  33
                           WE, CORE_WE, MEM_WE, PLOAD_WE; // Write Enable signals
  34
          wire
                          PLOAD_DONE;
                                                      // Program load is done
          wire ['ADDR1
                          ADDR, PLOAD_ADDR, CORE_ADDR; // memory address
  35
36
          wire [7:0]
                          DATA IN, DATA OUT, CORE DATA, PLOAD DATA; // data
  37
  38
          CLKGEN clkgen(.CLK_I(CLK), .RST_X_I(SW[0] | SW[1] | SW[2]), .CLK_O(FCLK), .RST_X_O(RST_OX));
  39
  40
          MIPSCORE core(.CLK(FCLK), .RST_X(RST_OX & PLOAD_DONE),
  41
                       .ADDR(CORE_ADDR), .DATA_IN(DATA_IN), .DATA_OUT(CORE_DATA), .WE(CORE_WE));
  42
  43
          PROGLOADER pload(.CLK(FCLK), .RST_X(RST_OX),
  44
                          .DATA_IN(DATA_IN),
  45
                          .ADDR(PLOAD_ADDR), .DATA_OUT(PLOAD_DATA), .WE(PLOAD_WE), .DONE(PLOAD_DONE));
  46
47
         49
                     .WE(WE), .MEM_WE(MEM_WE), .MEM_Q(SRAM_D),
  51
                     .MMC_CSX(MMC_CS_X), .MMC_DIN(MMC_DIN), .MMC_DOUT(MMC_DOUT), .MMC_SCLK(MMC_SCLK));
  52
53
          rea lcd rea;
  54
55
          always @(posedge FCLK) lcd_reg <= ~LCD;
  56
          assign ULED[0] = (!PLOAD_DONE) ? 1
          assign ADDR = (!PLOAD_DONE) ? PLOAD_ADDR : CORE_ADDR;
assign DATA_OUT = (!PLOAD_DONE) ? PLOAD_DATA : CORE DATA;
  57
  59
60
                       = (!PLOAD DONE) ? PLOAD WE : CORE WE;
          assign WE
  61
          reg [7:0] D KEEP;
          always @(posedge FCLK or negedge RST_OX) begin
if (!RST_OX) begin
  62
  63
64
                  SRAM_A <= 0;
D KEEP <= 0;
  65
  66
                  SRAM_OE_X <= 0;
  67
              end else begin
                  SRAM_A <= ADDR[18:0];
D KEEP <= DATA OUT;
  68
  69
70
                  SRAM_OE_X <= MEM_WE;
              end
  71
  72
  73
74
75
          assign SRAM_D = (SRAM_OE_X) ? D_KEEP : 8'hzz;
          assign SRAM_WE_X = ~FCLK | ~SRAM_OE_X;
  76
77
          reg [24:0] cnt_t;
  78
79
80
81
          always @(posedge FCLK) cnt_t <= cnt_t + 1;
          assign ULED[2] = cnt_t[24];
          assign ULED[1] = (\sim SW[0]) \mid (\sim SW[1]) \mid (\sim SW[2]);
  82
          miniled con ledeon (FCLK. (RST OX & PLOAD DONE). CORE ADDR[13:0]. CORE DATA
  83
                             (CORE_WE & CORE_ADDR[23:16]==8'h90),
                             LCD_CSO, LCD_CD, LCD_RSTB, LCD_D, LCD_WR);
  85
      endmodule
```

```
Oct 05, 11 18:50
                                     code.txt
                                                                    Page 3/17
file name: minilcd.v
    /* MieruEMB System Version 1.0 since 2011-09
                                                            Archiah TOKYO TECH */
     'default_nettype none
     module miniled con(CLK, RST X, VRAM ADDR, VRAM DATA, VRAM WE,
                 LCD_CSO, LCD_CD, LCD_RSTB, LCD_D, LCD_WR);
                   CLK, RST_X;
       input [13:0]
                  VRAM ADDR;
                   WRAM DATA;
       input [7:0]
  13
  14
                   VRAM WE;
       input.
  15
                   LCD_WR;
       output
  16
       output reg
                   LCD_CSO, LCD_CD, LCD_RSTB;
       output reg [7:0] LCD_D;
  17
  18
 19
                init;
  20
       reg [14:0] cmdcnt;
  21
       reg [2:0]
               writecnt;
  22
       reg [23:0]
               waitcnt;
  23
       wire [15:0] dout;
  2.4
       wire [7:0] D;
  25
  26
       assign LCD WR = ~writecnt[2];
  2.7
  28
       minilcd_initmem mlcdmem(CLK, cmdcnt[5:0], dout);
  29
  3.0
       31
  32
  33
       always @(posedge CLK or negedge RST_X) begin
  34
        if (!RST_X) begin
          LCD_CS0 <= 0;
LCD CD <= 0;
  35
  36
  37
          LCD RSTB <= 0;
  38
          LCD_D <= 0;
  39
  40
          cmdcnt <= 0;
  41
          writecht <= 0;
  42
          waitcnt <= 0;
  43
  44
         else if (writecnt != 0) writecnt <= writecnt - 1;
  45
         else if (waitcnt != 0) waitcnt <= waitcnt - 1;
  46
         else if (init == 1) begin
          ise if (init == 1) begin
waitcnt <= {dout[15:11], 18'h00000};
LCD RSTB <= ~dout[10];</pre>
  47
  48
  49
          LCD_CS0 <= dout[9];
  50
          LCD_CD <= dout[8];
  51
          LCD_D <= dout[7:0];
  52
          init.
               <= (cmdcnt != 'h3a);
          cmdcnt <= (cmdcnt == 'h3a) ? 0 : cmdcnt + 1;
 53
 54
          writecht <= 7;
  55
  56
         else begin // after initialized
  57
58
          LCD_RSTB <= 1;
          T.CD CS0 <= 0;
  59
          LCD CD <= 1;
              60
  62
  63
          cmdcnt <= (cmdcnt == 'h7fff) ? 0 : cmdcnt + 1;
  64
          writecht <= 7:
  65
        end
  66
       end
     endmodule
  68
     69
    70
    module minilcd_vram(CLK, DIN, DOUT, RADDR, WADDR, WE);
  72
       input CLK, WE;
input [3:0] DIN;
input [13:0] RADDR, WADDR;
  74
  75
       output reg [3:0] DOUT;
  76
  77
       reg [3:0] mem [16383:0]; /* 4bit x 16K pixel = 8KB VRAM */
  78
  79
       always @(posedge CLK) begin
  if (WE) mem[WADDR] <= DIN;</pre>
  80
 81
          DOUT <= mem[RADDR];
 82
    endmodule
  85
     86
    87
    module minilcd_initmem(CLK, ADDR, DATA);
```

```
code.txt
Oct 05, 11 18:50
                                                                                                                                                                                               Page 4/17
                  input
                                                   CLK
                                        [5:0] ADDR;
  91
                 input.
                 output reg [15:0] DATA;
 92
 93
  94
                 always @(posedge CLK) begin
  95
                         case (ADDR)
  96
97
                         'h00: DATA = 16'h1200;
                         'h01: DATA = 16'h1600; // Hardware Reset
 98
                          'h02: DATA = 16'h6200:
                          'h03: DATA = 16'h2801; // Software Reset
100
                          'h04: DATA = 16'ha011; // Sleep Out
                         'h05: DATA = 16'h00ff; // VCOM 4 Level Control
101
                         'h06: DATA = 16'h0140; // - TC2 4clk, TC3 3clk delay
103
                          'h07: DATA = 16'h0103;
104
                          'h08: DATA = 16'h011a;
105
                          'h09: DATA = 16'h00b1; // Frame Rate Control (Normal)
                         'hOa: DATA = 16'hO104; // - RTN 24
'hOb: DATA = 16'hO104; // - Front Porch 37
'hOc: DATA = 16'hO118; // - Back Porch 24
106
                         'hOb: DATA = 16'NUL23' //
'hOc: DATA = 16'hOl18; // - Back Porch 24
'hOd: DATA = 16'hOl04; // Display Inversion Control
'ACT - 16'hOl03; // - Line Inversion
The control of the control of
107
108
109
110
111
                          'h0f: DATA = 16'h00b6; // Display Function set 5
112
                          'h10: DATA = 16'h0105; //
                                                                             (Output waveform configure)
113
                         'h11: DATA = 16'h0102;
114
                         'h12: DATA = 16'h00cl; // Power Control 2
                          'h13: DATA = 16'h0107; // - VGHH 14.7V, VGLL -12.25V
115
116
                          'h14: DATA = 16'h00fc; // Power Control 6
117
                          'h15: DATA = 16'h0111;
118
                         'h16: DATA = 16'h0117;
                         'h17: DATA = 16'h00c5; // VCOM Control 1
119
                         'h18: DATA = 16'h013c; // VCOM CONTROL 1
'h18: DATA = 16'h013c; // - VCOMH +4V
'h19: DATA = 16'h014f; // - VCOML -0.525V
120
121
122
                          'hla: DATA = 16'h0036; // Memory Data Access Control
123
                         'hlb: DATA = 16'h01c8; // - XY mirror, BGR order
124
                         'hlc: DATA = 16'h003a; // Interface Pixel Format
                         'hld: DATA = 16'h0105; // - 16-bit per pixel 'hle: DATA = 16'h00el; // Gamma Correction Negative
125
126
127
                          'hlf: DATA = 16'h0101; // - VRH
128
                          'h20: DATA = 16'h011c; //
129
                          'h21: DATA = 16'h0105; // - PK0(V3)
130
                         'h22: DATA = 16'h0111; //
                                                                              - PK1(V6)
                         'h23: DATA = 16'h0117; //
'h24: DATA = 16'h011a; //
'h25: DATA = 16'h011C; //
131
                                                                              PK2(V11
                                                                              – PK3(V19)
133
                                                                              - PK4(V27
134
                          'h26: DATA = 16'h0121; //
135
                         'h27: DATA = 16'h011F; //
                                                                              - PK6(V44)
136
                         'h28: DATA = 16'h011D; //
'h29: DATA = 16'h0127; //
                                                                             DK7(V52)
137
                                                                             - PK8(V57
                          'h2a: DATA = 16'h012F; //
138
                                                                              - PK9(V60)
                          'h2b: DATA = 16'h0105; //
139
140
                         'h2c: DATA = 16'h0103; //
141
                         'h2d: DATA = 16'h0100; // - SELV62
                         'h2e: DATA = 16'h013F; // - SELV63
'h2f: DATA = 16'h002a; // Column Address Set
142
143
                          'h30: DATA = 16'h0100; // - start 2
144
145
                          'h31: DATA = 16'h0102;
146
                          'h32: DATA = 16'h0100; // - end 129
                         'h33: DATA = 16'h0181;
'h34: DATA = 16'h002b; // Row Address Set
147
148
149
                          'h35: DATA = 16'h0100; // - start 3
150
                          'h36: DATA = 16'h0103;
                          'h37: DATA = 16'h0100; //
151
152
                         'h38: DATA = 16'h0182;
                         'h39: DATA = 16'h5029; // Display On
'h3a: DATA = 16'h002c; // Memory Write
153
154
155
                          'h3b: DATA = 16'h0000;
156
                          'h3c: DATA = 16'h0000;
                         'h3d: DATA = 16'h0000
157
158
                         'h3e: DATA = 16'h0000;
159
                         'h3f: DATA = 16'h0000;
160
                         endcase
161
                 end
         endmodule
```

```
Oct 05, 11 18:50
                                           code.txt
                                                                               Page 5/17
file name: MipsCore.v
     /* MieruPC2010: MipsCore
                                          Version 1.4.0-test05 (2011-10-05) ArchLab. TOKYO TECH */
      'include "../rtl/define.v"
     'include "../rtl/instn.v"
     'default_nettype none
     /* 32bit-32cycle mutiplier (signed or unsigned)
      module MULUNIT(CLK, RST_X, INIT, SIGNED, A, B, RSLT, BUSY);
        input
                   CLK:
                   RST X;
  13
        input
  14
                   TNTT;
        input
  15
                   SIGNED;
        input
  16
        input [31:0] A, B;
  17
        output [63:0] RSLT;
        output
  1.8
                   BIIGV:
  19
  20
        wire [31:0] uint a, uint b;
  21
        wire [63:0] uint_rslt;
  22
                   sign;
  23
  2.4
        MULUNITCORE mulcore(.CLK(CLK), .RST_X(RST_X), .INIT(INIT),
                        .A(uint_a), .B(uint_b), .RSLT(uint_rslt), .BUSY(BUSY));
  25
  26
        assign uint_a = (SIGNED & A[31])? ~A + 1 : A;
  27
  28
        assign uint_b = (SIGNED & B[31])? ~B + 1 : B;
        assign RSLT = (SIGNED & sign)? ~uint_rslt + 1 : uint_rslt;
  29
  3.0
        always @( posedge CLK or negedge RST_X )
  31
  32
          if( !RST_X ) sign <= 0;
  33
                    sign <= (INIT)? A[31]^B[31] : sign;
  34
  35
     andmodula
  36
      37
  38
     module MULUNITCORE(CLK, RST_X, INIT, A, B, RSLT, BUSY);
  39
         input
                   CLK;
  40
                   RST X;
  41
        input
                   INIT;
        input [31:0] A. B;
  42
  43
        output [63:0] RSLT;
  44
        output
                   BUSY ;
  45
  46
        reg [31:0]
                   multiplicand;
  47
        reg [5:0]
                   count:
        wire [32:0]
  48
                   Sum;
  49
        reg [63:0] RSLT;
  50
  51
        assign BUSY = (count < 32);
  52
        assign sum = RSLT[63:32] + multiplicand;
  53
  54
        always @( posedge CLK or negedge RST_X ) begin
  55
            if( !RST_X ) begin
  56
               multiplicand <= 0;
  57
58
               RST.T
                          <= 0;
               count
                          <= 0:
  59
            end else if( INIT )begin
  60
              multiplicand <= A;
                          <= {32'h0, B};
               RSLT
  62
               count
  63
            end else begin
              multiplicand <= multiplicand;
  64
                          <= (RSLT[0]) ? {sum, RSLT[31:1]} : {1'h0, RSLT[63:1]};
  65
               RSLT
  66
               count
                          <= count + 1;
  67
            end
  68
        end
  69
     endmodule
  70
      /* 32bit-32cycle divider (signed or unsigned)
  72
      module DIVUNIT(CLK, RST_X, INIT, SIGNED, A, B, RSLT, BUSY);
  74
        input CLK, RST_X, INIT, SIGNED; input [31:0] A, B;
  75
  76
  77
        output [63:0] RSLT;
        output
  79
  80
        wire [31:0] uint_a, uint_b;
        wire [63:0] uint_rslt;
  81
  82
        reg
                   sign_a, sign_b;
        DIVUNITCORE divcore(.CLK(CLK), .RST_X(RST_X), .INIT(INIT), .A(uint_a), .B(uint_b),
  84
  85
                        .RSLT(uint_rslt), .BUSY(BUSY));
  86
        assign uint_a = (SIGNED & A[31]) ? ~A + 1 : A;
  87
        assign uint_b = (SIGNED & B[31]) ? ~B + 1 : B;
assign RSLT[63:32] =
  88
```

```
Oct 05, 11 18:50
                                                                                 code.txt
                                                                                                                                                       Page 6/17
  90
91
                     (~SIGNED)?
                                                                   uint_rslt[63:32]
                    (\(\frac{\text{Sign_a}}{\text{sign_a}}\) == 2'b00) ? uint_rslt[63:32] (\(\frac{\text{sign_a}}{\text{sign_a}}\), \(\text{sign_a}\), \(\text{sign_a}
 92
 93
                                                                                                             : ~uint rslt[63:32] + 1;
  94
              assign RSLT[31: 0] =
                                                                   uint_rslt[31: 0]
  95
                       ~SIGNED)?
                    (Sign_a, sign_b) == 2'b00) ? uint_rsit[31: 0] :
((sign_a, sign_b) == 2'b00) ? uint_rsit[31: 0] + 1 :
((sign_a, sign_b) == 2'b10) ? ~uint_rsit[31: 0] + 1 : uint_rslt[31: 0];
  96
97
 98
  99
100
              always @( posedge CLK or negedge RST_X )
101
                 if(!RST_X) begin
102
                       sign_a <= 0;
103
                       sign b \ll 0;
104
                 end else begin
105
                       sign_a <= (INIT) ? A[31] : sign_a;
106
                       sign_b <= (INIT) ? B[31] : sign_b;
107
1 0 8
       endmodule
109
110
         111
       module DIVUNITCORE(CLK, RST_X, INIT, A, B, RSLT, BUSY);
112
                                   CLK, RST_X, INIT;
              input [31:0] A, B;
113
114
              output [63:0] RSLT;
115
              output
                                   BUSY:
116
              reg [63:0]
118
              reg [31:0]
                                   divisor;
119
120
              reg [5:0]
                                   count:
              wire [32:0] differ;
121
122
              assign BUSY = (count < 32);
123
              assign differ = RSLT[63:31] - {1'b0, divisor};
124
125
              always @( posedge CLK or negedge RST_X ) begin
126
                   if(!RST_X) begin
                         divisor <= 0;
RSLT <= 0;
127
128
129
                          count
130
                    end else if( INIT ) begin
131
                         divisor <= B;
                                   <= {32'h0, A};
<= 0;
                          RSLT
133
                          count
134
                    end else begin
135
                         divisor <= divisor;
                                        <= (differ[32]) ? {RSLT[62:0], 1'h0} : {differ[31:0], RSLT[30:0], 1'h1};</pre>
136
                         RSLT
137
                          count <= count + 1;
138
                    end
139
              end
140
        endmodule
141
        142
        /* 32bitx32 2R/W General Purpose Registers
143
        144
       module GPR(CLK, REGNUMO, REGNUM1, DINO, DIN1, WEO, WE1, DOUTO, DOUT1);
145
146
                                   CLK;
              input [4:0] REGNUMO, REGNUM1;
147
148
              input [31:0] DINO, DIN1;
149
                                   WEO. WE1;
              input.
150
              output [31:0] DOUTO, DOUT1;
 151
              reg [31:0] r[0:31];
152
153
              reg [31:0] DOUTO, DOUT1;
154
155
              always @(posedge CLK) DOUTO <= (REGNUM0==0) ? 0 : r[REGNUM0];
156
              always @(posedge CLK) DOUT1 <= (REGNUM1==0) ? 0 : r[REGNUM1];
157
              always @(posedge CLK) if(WEO) r[REGNUMO] <= DINO;
158
              always @(posedge CLK) if(WE1) r[REGNUM1] <= DIN1;
159
       endmodule
160
          161
        162
        module MIPSCORE(CLK, RST_X, ADDR, DATA_IN, DATA_OUT, WE);
164
165
                                          CLK, RST X;
              innut
166
              input [7:0]
                                           DATA IN:
167
              output [7:0]
                                           DATA_OUT;
168
              output ['ADDR]
                                           ADDR;
169
              170
              /**** internal register
171
172
              req [4:0]
                                          state;
173
              reg ['ADDR
                                           pc, delay_npc, inst_pc, inst_npc;
174
                                           inst_eaddr;
              reg ['ADDR]
175
                                           exec_delay;
              reg [31:0]
176
177
                                           inst ir;
                                           inst_rt, inst_rd, inst_dst;
              reg [4:0]
178
              reg [4:0]
                                           inst shamt;
                                           inst_imm;
              reg [15:0]
```

```
Oct 05, 11 18:50
                                              code.txt
                                                                                       Page 7/17
       reg ['JADDR]
                        inst_addr;
1 2 1
       reg [18:0]
                        inst attr;
182
       reg [6:0]
                        inst on:
       reg [31:0]
                        inst rrs, inst rrt, inst cpr, inst rslt, inst rslthi;
183
184
       reg [31:0]
                                        // high and low register for multiply and divide inst.
                        hi lo:
185
                        inst cond;
       reg [3:0]
186
                        inst_datamask;
       reg [31:0] inst_loaddata;
187
188
189
        /**** internal wire
190
                        IDRS, IDRT, IDRD;
       rea
191
            [4:0]
                        IDSHAMT;
192
       rea
            [15:0]
                        TDTMM:
            [ AUDAT', ]
                        TDADDR:
193
       rea
194
            [18:0]
                        IDATTR;
       rea
195
            [6:0]
                        TDOP:
       req
196
            [4:0]
197
       req
            [31:0]
                        EXRSLT;
198
       req
            [31:0]
                        EXECUTE:
199
            L'ADDR
                        EXEADDR:
       req
200
            ['ADDR]
                        EXNPC;
       rea
201
       req
       rea
            [3:0]
                        EXMASK
203
       rea
            [1:0]
                        EXDATAEXT;
204
                        FYRIIGY:
       wire
                        EXSIGNED:
206
       wire [31:0]
                        MALOADDATA, MALOADDATARAW, MALOADMASK;
                        DURSLT, MURSLT;
        wire [63:0]
208
       wire
                        DUBUSY, MUBUSY;
209
       wire
                        DIVMULTNIT;
       wire [4:0]
                        GPRNUMO, GPRNUM1, CPRNUM;
210
                        GPRREADDTO, GPRREADDT1, CPRREADDT;
211
       wire [31:0]
212
       wire [31:0]
                        GPRWRITEDTO, GPRWRITEDT1, CPRWRITEDT;
213
                        GPRWEO, GPRWE1, CPRWE;
214
       wire
                        CPEXCSET, CPEXCCLR, CPEXCACK, CPEXCOCCUR, CPEXCBD;
       wire [3:01
215
                        CDEXCCODE:
                        CPEXCEPC, CPEXCNPC;
216
       wire ['ADDR'
                        SET321; // 32bit sign extended of 16bit immediate
SETADI; // sign extended address of 16bit immediate
217
       wire [31:01
218
       wire ['ADDR]
219
        wire [31:0]
                        RRT_U, RRS_U;
220
       wire signed [31:0] RRT S;
                        CPUEXE = 1; // signal to stall the processor!
221
       wire
        223
224
        225
       DIVUNIT du(.CLK(CLK), .RST_X(RST_X), .INIT(DIVMULINIT), .SIGNED(EXSIGNED),
226
                  .A(GPRREADDTO), .B(GPRREADDT1), .RSLT(DURSLT), .BUSY(DUBUSY));
228
       MULUNIT mu(.CLK(CLK), .RST_X(RST_X), .INIT(DIVMULINIT), .SIGNED(EXSIGNED),
229
230
                 .A(GPRREADDTO), .B(GPRREADDT1), .RSLT(MURSLT), .BUSY(MUBUSY));
231
232
       GPR gpr(.CLK(CLK), .REGNUM0(GPRNUM0), .REGNUM1(GPRNUM1), .DIN0(GPRWRITEDT0), .DIN1(GPRWRITEDT1),
               .WEO(GPRWEO), .WE1(GPRWE1), .DOUTO(GPRREADDTO), .DOUT1(GPRREADDT1));
233
234
235
       MIPSCPO cp0(.CLK(CLK), .RST_X(RST_X), .REG_NUM(CPRNUM), .REG_IN(CPRWRITEDT), .REG_WE(CPRWE),
236
                  .REG_OUT(CPRREADDT), .EXC_SET(CPEXCSET), .EXC_CLR(CPEXCCLR), .EXC_ACK(CPEXCACK),
                  .EXC_CODE(CPEXCCODE), .EXC_EPC(CPEXCEPC), .EXC_BD(CPEXCBD), .EXC_OCCUR(CPEXCOCCUR), .EXC_NPC(CPEXCNPC));
237
238
239
        240
        /* Mips::proceedstate()
        242
243
       always @(posedge CLK or negedge RST_X) begin
                                                   state <= 'CPH START:
244
           if(!RST X)
           else if(~CPUEXE || state=='CPU HALT)
245
                                                   state <= state;
246
           else if(exec_delay && delay_npc=='HALT_ADDR) state <= 'CPU_HALT;
           else if(state=='CPU_EX && EXBUSY)
                                                   state <= state;
247
248
           else if(state=='CPU_EX && ~EXBUSY)
                                                   state <= (inst_attr & 'LDST) ? 'CPU_MA0 : 'CPU_WB;
249
           else if(state=='CPU WB)
                                                   state <= 'CPU IF0;
250
           else
                                                   state <= state + 1;
251
252
        254
255
        // inst eaddr is incremented on MAO, MAI, and MA2 stage
256
257
       assign ADDR = (state == 'CPU_IF0)
                                                        ? (pc & ~'h3) | 2'h1 :
                    (state == 'CPU_IF1)
258
                                                        ? (pc & ~'h3) | 2'h2 :
259
                    (state == 'CPU_IF2)
                                                        ? (pc & ~'h3)
260
                    (state == 'CPU IF3)
                                                                      2'h3:
                    (state >= 'CPU_MA0 && state <= 'CPU_MA3) ? inst_eaddr : 0;
261
262
       always @( posedge CLK or negedge RST_X ) begin
263
           if(!RST_X) inst_pc <= 0;
264
265
           else if(CPUEXE) begin
266
                    (state=='CPU_IF0)
                                     inst_pc
              if (state=='CPU_IF1) inst_ir[7:0] <= DATA_IN;
else if(state=='CPU_IF2) inst_ir[15:8] <= DATA_IN;
else if(state=='CPU_IF3) inst_ir[23:16] <= DATA_IN;
267
268
```

```
Oct 05, 11 18:50
                                                     code.txt
                                                                                                   Page 8/17
                 else if(state=='CPU_IF4) inst_ir[31:24] <= DATA_IN;
271
             and
272
273
274
         275
         /* Mips:: instruction decode stage
276
         always@ (inst ir) begin
277
278
             IDRS = inst_ir[25:21];
IDRT = inst ir[20:16];
279
280
                    = inst ir[15:11];
281
             IDSHAMT = inst_ir[10:6];
282
             TDTMM = inst. ir[15:0];
283
             IDADDR = inst_ir[25:0];
284
             TDOD - 'NOD
285
             IDATTR = 'WRITE_NONE;
286
287
             case (inst_ir[31:26]) // OP
               6'd00: case (inst_ir[5:0]) // FUNCT
288
                        6'd0: begin
289
290
                            if
                                    ((IDRT | IDRD |
                                                           IDSHAMT) == 0) begin IDOP='NOP
                                                                                                         end
                            else if ((IDRT | IDRD) == 0 && IDSHAMT == 1) begin IDOP='NOP_
291
                                                                                                         end
292
                            else begin IDOP='SLL____; IDATTR='WRITE_RD;
                                                                                                         end
293
                        6'd2: begin IDOP='SRL
                                                   : TDATTP-'WPTTF PD:
294
                                                                                                         and
                                                   : TDATTR='WRITE RD:
                        6'd3: begin IDOP='SRA_
295
                                                                                                         end
296
                        6'd4: begin IDOP='SLLV
                                                 ; IDATTR='WRITE RD;
                                                                                                         end
                        6'd6: begin IDOP='SRLV
297
                                                     IDATTR='WRITE RD;
                                                                                                         end
298
                        6'd7: begin IDOP='SRAV_
                                                 ; IDATTR='WRITE_RD;
                                                                                                         end
200
                        6'd8: begin
300
                            i f
                                    (TDSHAMT==0
                                                   ) hegin TDOP='.TR
                                                                           : TDATTR='BRANCH:
                                                                                                         end
                            else if (IDSHAMT==5'd16) begin IDOP='JR HB ; IDATTR='BRANCH;
301
                                                                                                         end
302
                        end
                        6'd9: begin
303
304
                            if
                                    (IDSHAMT==0
                                                  ) begin IDOP='JALR_
                                                                         __; IDATTR='BRANCH | 'WRITE_RD; end
                            else if (IDSHAMT==5'dl6) begin IDOP='JALR HB ; IDATTR='BRANCH 'WRITE RD; end
305
306
                        end
                        6'd10: begin IDOP='MOVZ
307
                                                    ; IDATTR='WRITE RD COND;
                                                                                                         end
308
                        6'dl1: begin IDOP='MOVN
                                                   ; IDATTR='WRITE_RD_COND;
                                                                                                         end
309
                        6'd12: begin IDOP='SYSCALL ; IDATTR='SYSTEM CALL;
                                                                                                         end
310
                        6'd16: begin IDOP='MFHI_
                                                      IDATTR='WRITE RD;
                                                                                                         end
311
                        6'd17: begin IDOP='MTHI
                                                      TDATTR='WRITE HI:
                                                                                                         end
                        6'd18: hegin TDOP='MFLO
                                                      IDATTR='WRITE RD:
312
                                                                                                         end
                                                      IDATTR='WRITE LO;
313
                        6'd19: begin IDOP='MTLO_
                                                                                                         end
314
                        6'd24: begin TDOP='MULT
                                                      IDATTR= 'WRITE HILO;
                                                                                                         end
315
                        6'd25: begin IDOP='MULTU
                                                      IDATTR='WRITE HILO;
                                                                                                         end
316
                        6'd26: begin IDOP='DIV
                                                      TDATTR='WRITE HILO;
                                                                                                         end
                                                      IDATTR='WRITE HILO:
317
                        6'd27: hegin TDOP='DIVII
                                                                                                         end
                        6'd32: begin IDOP='ADD_
318
                                                      IDATTR='WRITE RD;
                                                                                                         end
319
                        6'd33: begin IDOP='ADDU_
                                                      IDATTR='WRITE_RD;
                                                                                                         end
320
                        6'd34: begin IDOP='SUB_
                                                      IDATTR='WRITE RD;
                                                                                                         end
321
                        6'd35: begin IDOP='SUBU
                                                      IDATTR='WRITE_RD;
                                                                                                         end
322
                        6'd36: begin IDOP='AND_
                                                      IDATTR='WRITE RD;
                                                                                                         end
323
                        6'd37: begin IDOP='OR
                                                      TDATTR='WRITE RD:
                                                                                                         end
324
                        6'd38: begin TDOP='XOR
                                                      TDATTR='WRITE RD;
                                                                                                         end
325
                        6'd39: begin IDOP='NOR
                                                      TDATTR='WRITE RD:
                                                                                                         end
326
                        6'd42: begin IDOP='SLT_
                                                      TDATTR='WRITE RD;
                                                                                                         end
327
                        6'd43: begin IDOP='SLTU
                                                     ; IDATTR='WRITE RD;
                                                                                                         end
328
                      endcase
329
               6'd01: case ( IDRT )
330
                        6'd00: begin IDOP='BLTZ____; IDATTR='BRANCH;
                                                                                                         end
                        6'd01: begin IDOP='BGEZ___; IDATTR='BRANCH;
331
                                                                                                         end
                                                 ; IDATTR='BRANCH LIKETY;
332
                        6'd02: begin IDOP='BLTZL
                                                                                                         end
                                                  ___; IDATTR='BRANCH_LIKELY;
333
                        6'd03: begin IDOP='BGEZL
                                                                                                         end
334
                        6'd16: begin IDOP='BLTZAL ; IDATTR='BRANCH
                                                                                WRITE RRA;
                                                                                                         end
                        6'd17: begin IDOP='BGEZAL ; IDATTR='BRANCH
6'd18: begin IDOP='BLTZALL ; IDATTR='BRANCH_LIKELY
335
                                                                               'WRITE RRA;
                                                                                                         end
336
                                                                               'WRITE RRA;
                                                                                                         end
337
                        6'd19: begin IDOP='BGEZALL__; IDATTR='BRANCH_LIKELY
                                                                                                         end
338
                     endcase
               6'd02: begin IDOP='J_
339
                                           ; TDATTR='BRANCH;
                                                                                                    end
               6'd03: begin IDOP='JAL____; IDATTR='BRANCH |
340
                                                              'WRITE RRA:
                                                                                                    end
               6'd04: begin IDOP='BEO
                                          ; IDATTR= 'BRANCH;
341
                                                                                                    end
342
               6'd05: begin IDOP='BNE_
                                             IDATTR= 'BRANCH'
                                                                                                    end
               6'd06: begin IDOP='BLEZ_
343
                                             TDATTR= 'BRANCH
                                                                                                    end
344
               6'd07: begin IDOP='BGTZ
                                             IDATTR= 'BRANCH;
                                                                                                    end
345
               6'd08: begin IDOP='ADDT
                                             TDATTR='WRITE RT
                                                                                                    end
346
               6'd09: begin IDOP='ADDIU
                                             IDATTR='WRITE RT
                                                                                                    end
347
               6'd10: begin IDOP='SLTI
                                             IDATTR='WRITE RT
                                                                                                    end
               6'dl1: begin IDOP='SLTIU___;
348
                                             IDATTR='WRITE RT
                                                                                                    end
349
               6'd12: begin IDOP='ANDI____;
                                             IDATTR='WRITE_RT;
                                                                                                    end
350
               6'd13: begin IDOP='ORI_
                                        ; IDATTR='WRITE RT
                                                                                                    end
                                        ___; IDATTR='WRITE_RT;
351
               6'd14: begin IDOP='XORT
                                                                                                    end
352
               6'd15: begin IDOP='LUI_
                                          _; IDATTR='WRITE_RT;
                                                                                                    end
353
               6'd16:
                          (IDRS == 6'd00) begin IDOP='MFC0____; IDATTR='WRITE_RT;
354
355
                 else if (IDRS == 6'd04) begin IDOP='MTC0___
                                                             ; IDATTR='WRITE_CP0;
                                                                                                    end
                 else if (IDRS == 6'd16 && inst_ir[5:0] == 6'd24)
356
357
                      begin IDOP='ERET____; IDATTR='BRANCH_ERET;
                                                                                                    end
                                        ; IDATTR='BRANCH_LIKELY;
358
               6'd20: begin IDOP='BEQL
                                                                                                    end
               6'd21: begin IDOP='BNEL_
                                         ; IDATTR='BRANCH LIKELY;
                                                                                                    end
```

```
Oct 05, 11 18:50
                                                code.txt
                                                                                          Page 9/17
              6'd22: begin IDOP='BLEZL___; IDATTR='BRANCH_LIKELY;
                                       : TDATTR='BRANCH LIKELY;
361
             6'd23: begin IDOP='BGTZL
                                                                                           and
             6'd28: hegin TDOP='MIII.
                                         IDATTR='WRITE RD;
362
                                                                                           end
363
              6'd32: begin IDOP='LB
                                         IDATTR='WRITE RT
                                                           'LOAD 1B;
                                                                                           end
364
              6'd33: begin IDOP='LH
                                         IDATTR='WRITE_RT
                                                           'LOAD_2B;
                                                                                          end
365
              6'd34: begin IDOP='LWL
                                         IDATTR='WRITE RT
                                                           'LOAD 4B UNALIGN;
366
              6'd35: begin IDOP='LW
                                         IDATTR='WRITE_RT
                                                           'LOAD_4B_ALIGN;
                                                                                           end
367
              6'd36: begin IDOP='LBU
                                         TDATTD-'WDITE DT
                                                           'LOAD 1B;
                                                                                           and
368
              6'd37: hegin TDOP='LHII
                                         TDATTR='WRITE RT
                                                           'LOAD 2B;
                                                                                           end
369
              6'd38: begin IDOP='LWR
                                         IDATTR='WRITE RT
                                                           'LOAD 4B UNALIGN;
                                                                                           end
370
              6'd40: begin IDOP='SB_
                                         IDATTR='STORE_1B;
                                                                                           end
371
              6'd41: begin IDOP='SH
                                         IDATTR= 'STORE_2B;
                                                                                           end
372
                                         TDATTR='STORE 4B UNALIGN;
              6'd42: begin IDOP='SWL
                                                                                           and
                                         TDATTR='STORE 4B ALTON:
373
             6'd43: hegin TDOP='SW
                                                                                           end
374
             6'd46: begin IDOP='SWR
                                       ; IDATTR='STORE 4B UNALIGN;
                                                                                           end
375
            endcase
376
377
        always @( posedge CLK or negedge RST_X ) begin
  if(!RST_X) {inst_rt, inst_rd, inst_shamt, inst_imm, inst_addr, inst_attr, inst_op} <= 0;
else if(CPUEXE && state="CPU_ID) begin</pre>
378
379
380
               inst_rt <= IDRT;
inst_rd <= IDRD;
381
382
383
               inst_shamt <= IDSHAMT;
384
               inst imm <= IDIMM;
               inst addr <= IDADDR;
385
386
               inst attr <= TDATTR;
387
               inst_op <= IDOP;
388
            end
389
        end
390
        391
392
        393
394
        assign GPRNUMO = (state=='CPU_ID) ? IDRS : inst_dst; // use IDRS if reg_read else write to inst_dst
395
        assign GPRNUM1 = (state=='CPU_ID) ? IDRT : 'd7;
                                                      // use IDRT if reg_read else SYSCALL $7<=0
396
        assign CPRNUM = TDRD;
        397
398
399
400
401
        always @( posedge CLK or negedge RST_X ) begin
           if(!RST_X) {inst_rrs, inst_rrt, inst_cpr, inst_dst} <= 0;
else if(CPUEXE && state=='CPU_RF) begin</pre>
402
403
               inst_rrs <= GPRREADDT0;
404
405
               inst_rrt <= GPRREADDT1;
406
               inst_cpr <= CPRREADDT;
407
               inst_dst <= RFDST;
408
            end
409
411
        assign DIVMULINIT = (CPUEXE && state=='CPU_RF); // start signal for div & mul
412
        413
414
        /* Mips:: execute
        / nips. Cacouc
415
416
        function [3:0] MASKUA; // MASK_UN_ALIGN
417
418
            input [24:0] eaddr;
                       left;
419
            MASKUA = (left)? 4'bll11 << (3 - eaddr[1:0]) : 4'bll11 >> eaddr[1:0];
420
422
        assign SET32I = (inst_imm[15]) ? {16'hffff, inst_imm} : {16'h0000, inst_imm};
423
        assign SETADI = SET32I['ADDR];
        assign RRT_S = inst_rrt;
assign RRS U = inst rrs;
424
425
426
        assign RRT_U = inst_rrt;
427
        assign EXSIGNED = (inst_op == 'MULT____ | inst_op == 'DIV____);
428
        always @(DUBUSY or DURSLT or MUBUSY or MURSLT or inst_shamt or inst_imm or inst_addr or
429
430
                inst_op or inst_pc or inst_rrs or inst_rrt or SET32I or SETADI or
                RRT_S or RRS_U or RRT_U or hi or lo or inst_cpr) begin
431
432
            EXRSLTHI = 0;
434
            EXNPC
                     - 0:
435
            EXC
                     = 0;
            EXEADDR
436
                     = 0;
437
            EXMASK
            EXDATAEXT = 0;
438
439
            EXBUSY
                     = 0;
440
            case ( inst_op )
              `SYSCALL__ : begin EXRSLT = 1;
441
                                                                                                 end
              'ERET____: begin EXRSLT
442
                                     = 1;
                                                                                                 end
443
              'NOP_
                        : begin EXRSLT
                                                                                                 end
                        : begin EXRSLT
                                       = RRT_U << inst_shamt;
444
                                                                                                 end
445
              'SRL
                        : begin EXRSLT
                                       = RRT_U >> inst_shamt;
                                                                                                 end
446
              'CDA
                        : begin EXRSLT
                                       = RRT_S >>> inst_shamt;
                                                                                                 end
                     __ : begin EXRSLT
447
                                      = RRT U << RRS U[4:0];
              STJA
                                                                                                 end
                        : begin EXRSLT
                                      = RRT_U >> RRS_U[4:0];
              SRLV
448
                                                                                                 end
                        : begin EXRSLT
                                       = RRT_S >>> RRS_U[4:0];
                                                                                                 end
```

Oct 05, 1118:50	
Second S	
453	end end
	end
457	end
WITH	end end
MTHIO	end
MFLO	end
460 'MULT : begin [EXRSLTH], EXRSLT] = MURSLT; EXBUSY = MUBUSY; 461 'MULU : begin [EXRSLTH], EXRSLT] = MURSLT; EXBUSY = MUBUSY; 462 'MUL : begin [EXRSLTH], EXRSLT] = MURSLT; EXBUSY = MUBUSY; 463 'DIVU : begin [EXRSLTH], EXRSLT] = (RRT_U)? DURSLT : 0; EXBUSY = MUBUSY; 464 'DIVU : begin [EXRSLTH], EXRSLT] = (RRT_U)? DURSLT : 0; EXBUSY = DUBUSY; 465 'ADD : begin EXRSLT = RRS_U + RRT_U; 466 'ADDU : begin EXRSLT = RRS_U + RRT_U; 467 'SUBU : begin EXRSLT = RRS_U + RRT_U; 468 'SUBU : begin EXRSLT = RRS_U + RRT_U; 469 'AND : begin EXRSLT = RRS_U + RRT_U; 470 'OR : begin EXRSLT = RRS_U + RRT_U; 471 'XOR : begin EXRSLT = RRS_U + RRT_U; 472 'NOR : begin EXRSLT = RRS_U + RRT_U; 473 'SLT : begin EXRSLT = RRS_U + RRT_U; 474 'SLT : begin EXRSLT = (RRS_U - RRT_U); 475 'SLTU : begin EXRSLT = (RRS_U - RRT_U); 476 'BLTZ : begin EXRSLT = (RRS_U - RRT_U); 477 'BGEZ : begin EXRSC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 478 'BGEZL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 479 'BGEZL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 481 'BGEZAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 482 'BGEZAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 483 'BLTZALL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 484 'BLTZALL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 485 'BGEZAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 486 'BGEZAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 487 'BGEZAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 488 'J_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 489 'JAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 489 'JAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 489 'JAL : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U 31]; 489 'BEQ : begin EXRNC = inst_pc + (SETADI < 2) + 4; 489 'BEQ : begin EXRNC = inst_pc + (SETADI < 2) + 4; 480 'BEQ : begin EXRNC = inst_pc + (SETADI < 2) + 4; 481	end
461 'MULTU_: begin [EXRSLTH], EXRSLT] = MURSLT; EXBUSY = MUBUSY; 463 'DIV_: begin [EXRSLTH], EXRSLT] = MURSLT; EXBUSY = MUBUSY; 464 'DIVU_: begin [EXRSLTH], EXRSLT] = (RRT_U)? DURSLT: 0; EXBUSY = DUBUSY; 465 'ADD_: begin [EXRSLTH], EXRSLT] = (RRT_U)? DURSLT: 0; EXBUSY = DUBUSY; 466 'ADDU_: begin EXRSLT = RRS_U + RRT_U; 467 'SUB_: begin EXRSLT = RRS_U + RRT_U; 468 'SUBU_: begin EXRSLT = RRS_U - RRT_U; 469 'AND_: begin EXRSLT = RRS_U - RRT_U; 469 'AND_: begin EXRSLT = RRS_U - RRT_U; 470 'ORR = begin EXRSLT = RRS_U - RRT_U; 471 'NOR_: begin EXRSLT = RRS_U - RRT_U; 472 'NOR_: begin EXRSLT = RRS_U - RRT_U; 473 'SLT_: begin EXRSLT = (RRS_U RT_U; 474 'NOR_: begin EXRSLT = (RRS_U RT_U; 475 'SLTU_: begin EXRSLT = (RRS_U RT_U; 476 'BLTZ_: begin EXRSLT = (RRS_U RT_U; 477 'BGEZ_: begin EXRSLT = (RRS_U RT_U; 478 'BLTZL_: begin EXRSLT = (RRS_U RT_U; 479 'BGEZL_: begin EXRSCT = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BLTZAL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 481 'BGEZAL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 482 'BGEZAL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 484 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 485 'BGEZAL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 486 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 487 'BRE_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 488 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 489 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BLTZALL_: begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 481 'BRG_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 482 'BRG_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 483 'BRG_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 484 'BRG_L : begin EXRNC = inst_pc + (SETADI < 2) + 4; 485 'BRG_L : begin EXRNC = inst_pc	end
462 'MUL : begin [EXRSLTH] ; EXRSLT] = MURSLT; EXBUSY = MUBUSY; 464 'DIVU : begin [EXRSLTH] ; EXRSLT] = (RRT_U) ? DURSLT : 0; EXBUSY = DUBUSY; 465 'ADDU : begin EXRSLT = RRS_U + RRT_U; 466 'ADDU : begin EXRSLT = RRS_U + RRT_U; 467 'SUB : begin EXRSLT = RRS_U - RRT_U; 468 'SUBU : begin EXRSLT = RRS_U - RRT_U; 469 'OR : begin EXRSLT = RRS_U - RRT_U; 470 'OR : begin EXRSLT = RRS_U - RRT_U; 471 'XOR : begin EXRSLT = RRS_U - RRT_U; 472 'NOR : begin EXRSLT = RRS_U - RRT_U; 473 'SLT : begin EXRSLT = (RRS_U RRT_U); 474 'SLT : begin EXRSLT = (RRS_U RRT_U); 475 'SLTU : begin EXRSLT = (RRS_U RRT_U); 476 'BLTZ : begin EXRSLT = (RRS_U RRT_U); 477 'BCGZ : begin EXRSC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 479 'BCGZL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 479 'BCGZL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 479 'BCGZL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 480 'BLTZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 481 'BLTZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 482 'BGZAL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 483 'BLTZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 484 'BLTZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 485 'BGEZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 486 'BGEZALL : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 487 'BREQ : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 488 'J_L : begin EXRPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; 489 'JAL : begin EXRPC = inst_pc + 8; 489 'JAL : begin EXRPC = inst_pc + 8; 489 'JAL : begin EXRPC = inst_pc + 8; 489 'JAL : begin EXRPC = inst_pc + 8; 489 'JAL : begin EXRPC = inst_pc + 8; 489 'BEQ : begin EXRPC = inst_pc + (SETADI << 2) + 4; 480 'BEQ : begin EXRPC = inst_pc + (SETADI << 2) + 4; 481 'BEQ : begin EXRPC = inst_pc + (SETADI << 2) + 4; 482 'BRSSLT = inst_pc + (SETADI << 2) + 4; 483 'BEQ : begin EXRPC = inst_pc + (SETADI << 2)	end end
463 'DIV	end
465	end
466 'ADDU : begin EXRSIT = RRS_U + RRT_U; 467 'SUB : begin EXRSIT = RRS_U - RRT_U; 468 'SUBU : begin EXRSIT = RRS_U - RRT_U; 469 'ANDD : begin EXRSIT = RRS_U RRT_U; 470 'OR : begin EXRSIT = RRS_U RRT_U; 471 'XOR : begin EXRSIT = RRS_U RRT_U; 472 'NOR : begin EXRSIT = RRS_U RRT_U; 473 'SLIT : begin EXRSIT = RRS_U RRT_U; 474 'SILT : begin EXRSIT = RRS_U RRT_U; 475 'SLIT : begin EXRSIT = RRS_U RRT_U; 476 'BISE : begin EXRSIT = RRS_U RRT_U; 477 'BISE : begin EXRSIT = RRS_U RRT_U; 478 'BISE : begin EXRSIT = RRS_U RRT_U; 479 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 479 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BITEL : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 481 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 482 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 483 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 484 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 485 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 486 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 487 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 488 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 489 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 489 'JAL = begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 489 'JAL = begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 489 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BISE : begin EXRPC = Inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 481 'BISE : BISE :	end end
467 'SUB : begin EXRSIT = RRS_U - RRT_U; 468 'SUBU : begin EXRSIT = RRS_U - RRT_U; 469 'AND : begin EXRSIT = RRS_U - RRT_U; 470 'OR : begin EXRSIT = RRS_U RRT_U; 471 'XOR : begin EXRSIT = RRS_U RRT_U; 472 'NOR : begin EXRSIT = RRS_U RRT_U; 473 'SLT : begin EXRSIT = (RRS_U RRT_U); 474 'SLT : begin EXRSIT = (RRS_U RRT_U); 475 'SLTU : begin EXRSIT = (RRS_U RRT_U); 476 'BLTZ : begin EXRSIT = (RRS_U RRT_U); 477 'BGEZ : begin EXRSIT = (RRS_U RRT_U); 478 'BLTZ : begin EXRPC = (RRS_U RRT_U); 479 'BGEZ : begin EXNPC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 479 'BGEZL : begin EXNPC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 480 'BLTZAL : begin EXNPC = inst_pc + (SETADI < 2) + 4; EXC = RRS_U[31]; 481	end
468	end
470	end
YOR	end
1	end end
473	end
SITU	
SITZ	end
A77	end end
## 186EZL	end
## 18GEZL	end
## ## ## ## ## ## ## ## ## ## ## ## ##	end
#82	end
#83 #84	ena
#84	end
#86	
#87	end
ABB	end
490 491 'BEQ : begin EXNPC	end
490 491 'BEQ_ : begin EXNPC	
492 493 494 495 496 496 497 498 498 499 498 499 499 498 499 498 499 498 498	end
493 494 495 496 496 497 498 498 498 499 498 499 499 BLEZ : begin EXNPC 499 BLEZ : begin EXNPC 499 BLEZ : begin EXNPC 500 GRS_U != RRT_U); 499 BLEZ : begin EXNPC EXC 4 (RRS_U != RRT_U); 499 BLEZ : begin EXNPC 500 EXC 6 (RRS_U != RRT_U); 499 BLEZ : begin EXNPC 6 (RRS_U != RRT_U); 500 EXC 6 (RRS_U != RRT_U); 501 BLEZL : begin EXNPC 6 (RRS_U != RRT_U); 502 EXC 6 (RRS_U != RRT_U); 6 (RRS_U != 0)) ? 1 : 0; 7 (RRS_U != 0)) ? 1 : 0; 7 (RRS_U != 0)) ? 1 : 0; 8 (RRS_U != 0)] ? 1 : 0; 9 (RRS_U != 0)] ? 1 : 0;	end
494 495 'ENE: begin EXNPC 496 497 'ENEL: begin EXNPC 498 498 'EXC EXC	ena
496 497 498 498 499 BLEZ : begin EXNPC = (RRS_U!= RRT_U); 498 499 BLEZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 500 BLEZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 501 BLEZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; 502 CRS_U[31] (RRS_U == 0)) ? 1 : 0; 503 BGTZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 504 EXC = (RRS_U[31] (RRS_U == 0)) ? 1 : 0; 505 BGTZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 506 EXC = (RRS_U[31] (RRS_U == 0)) ? 1 : 0; 507 BGTZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 508 BGTZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; 509 BGTZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; 509 BGTZL : begin EXRSLT = RRS_U + SET32I; 509 BGTZL : begin EXRSLT = RRS_U + SE	end
497 498 498 498 **BLEZ	3
498 499 'BLEZ_ : begin EXNPC = (RRS_U != RRT_U); 500 'BLEZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; 501 'BLEZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; 502 'BGTZ_ : begin EXNPC = inst_pc + (SETADI << 2) + 4; 504 EXC = (RRS_U[31] (RRS_U == 0)) ? 1 : 0; 505 'BGTZ_ : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = (-RRS_U[31] (RRS_U != 0)) ? 1 : 0; 505 'BGTZL_ : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = (-RRS_U[31] & & (RRS_U != 0)) ? 1 : 0; 506 'ADDI : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = (-RRS_U[31] & & (RRS_U != 0)) ? 1 : 0; 507 'ADDI : begin EXRSLT = RRS_U + SET32I; 508 'ADDIU : begin EXRSLT = RRS_U + SET32I; 509 'SLITI : begin EXRSLT = (RRS_U[31] ^ inst_imm[15]) ? RRS_U[31] : (RRS_U < SET32I) ? 1 : 0; 511 'SLITU : begin EXRSLT = (RRS_U SET32I) ? 1 : 0;	end
499	end
500 EXC = (RRS_U[31] (RRS_U == 0)) ? 1 : 0; 501 'BLEZL : begin EXMPC = inst_pc + (SETADI << 2) + 4; 502 EXC = (RRS_U[31] (RRS_U == 0)) ? 1 : 0; 503 'BGTZ : begin EXMPC = inst_pc + (SETADI << 2) + 4; EXC = (-RRS_U[31] (RRS_U == 0)) ? 1 : 0; 505 'BGTZL : begin EXMPC = inst_pc + (SETADI << 2) + 4; 506 EXC = (-RRS_U[31] & (RRS_U != 0)) ? 1 : 0; 507 'ADDI : begin EXMPC = inst_pc + (SETADI << 2) + 4; EXC = (-RRS_U[31] & (RRS_U != 0)) ? 1 : 0; 507 'ADDI : begin EXRSLT = RRS_U + SET32I; 508 'ADDIU : begin EXRSLT = RRS_U + SET32I; 509 'SLITI : begin EXRSLT = (RRS_U[31] \ inst_imm[15]) ? RRS_U[31] : (RRS_U < SET32I) ? 1 : 0; 511 'SLITU : begin EXRSLT = (RRS_U < SET32I) ? 1 : 0;	
502	end
503	end
504	ena
505	end
507	
508	end
509	end end
510 (RRS_U < SET321) ? 1 : 0; 511 'SLTIU : begin EXRSLT = (RRS U < SET321) ? 1 : 0;	EIIG
511 'SLTIU : begin EXRSLT = (RRS U < SET32I) ? 1 : 0;	end
512 'ANDI: begin EXRSLT = RRS_U & {16'h0, inst_imm};	end
513 'ORI : begin EXRSLT = RRS U {16'h0, inst imm};	end end
512	end
515	end
516 'MFCO: begin EXRSLT = inst_cpr;	end
517 MTCO: begin EXRSLT = RRT_U;	end
518 'LW: begin EXEADDR = RRS_U + SETADI; EXMASK = 4'blll1; 519 EXRSLT = 0;	end
519	ena
521 EXRSLT = 0 ; EXDATAEXT = 2 'bl1;	end
522	
523	end
524 'LH . Degin EXEADDR = RRS_U + SETADI, EXMASK = 4'DOUI, 525 EXRSIT = 0; EXDATAEXT = 2'b10;	end
526 'LHU: begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0011;	
527 EXRSLT = 0 ;	end
528 'LWL: begin EXEADDR = RRS_U + SETADI - 3; EXMASK = MASKUA(RRS_U + SETADI,1);	ar- 3
529 EXRSLT = RRT_U; 530 'LWR : begin EXEADDR = RRS_U + SETADI; EXMASK = MASKUA(RRS_U + SETADI,0);	end
530 'LWR: pegin EXEADDR = RRS_U + SETADI; EXMASK = MASKUA(RRS_U + SETADI,U); 531 EXRSLT = RRT_U;	end
532 'SWR: begin EXEADDR = RRS_U + SETADI; EXMASK = MASKUA(RRS_U + SETADI,0);	CIIG
533 EXRSLT = RRT_U;	end
534 'SWL: begin EXEADDR = RRS_U + SETADI - 3; EXMASK = MASKUA(RRS_U + SETADI,1);	3
535	end
536	end
538 'SH: begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0011;	
539 EXRSLT = RRT_U;	end

```
Oct 05, 11 18:50
                                                     code.txt
                                                                                                  Page 11/17
                          : begin EXEADDR = RRS_U + SETADI;
                                                                  EXMASK = 4'b1111;
                                                                                                            and
541
                                  FYPGIT - PPT II:
542
               default
                        : begin end
543
             endcase
544
545
546
        always @( posedge CLK or negedge RST_X ) begin
547
             if (!RST X)
                 {inst_rslt, inst_rslthi, inst_eaddr, inst_cond, inst_npc, inst_datamask} <= 0;</pre>
548
             else if (CPUEXE && state=='CPU_EX') begin
inst_rslt <= EXRSLT;
549
550
                 inst_rslthi <= EXRSLTHI;
551
552
                 inst eaddr
                              <= EXEADDR;
553
                 inst cond
                              <= EXC;
554
                              <= EXNPC
                 inst npc
555
                 inst_datamask <= EXMASK;
556
             end else if (CPUEXE && state >= 'CPU_MA0 && state <= 'CPU_MA2) begin
557
                 inst_eaddr <= inst_eaddr + 1;
558
559
        end
560
561
         562
         563
564
         //// memory store
565
         assign DATA_OUT = (state == 'CPU_MA0) ? inst_rslt[ 7: 0]
                           (state == 'CPU_MA1) ? inst_rslt[15: 8]
(state == 'CPU_MA2) ? inst_rslt[23:16]
566
567
568
                           (state == 'CPU_MA3) ? inst_rslt[31:24] : 0;
569
570
                         = (CPUEXE && (inst attr & 'STORE ANY) &&
        assign WE
571
                            ((state == 'CPU MA0 && inst datamask[0])
572
                              (state == 'CPU_MA1 && inst_datamask[1])
573
                              (state == 'CPU_MA2 && inst_datamask[2])
574
                              (state == 'CPU_MA3 && inst_datamask[3])));
575
576
        always @( posedge CLK or negedge RST_X ) begin //// memory load
   if (!RST X) inst loaddata <= 0;</pre>
577
             else if (CPUEXE)
578
579
                       (state == 'CPU_MA1) inst_loaddata[ 7: 0] <= DATA_IN;
580
               else if (state == 'CPU_MA2) inst_loaddata[15: 8] <= DATA_IN;
               else if (state == 'CPU_MA3) inst_loaddata[23:16] <= DATA_IN;
5.81
582
               else if (state == 'CPU_MA4) inst_loaddata[31:24] <= DATA_IN;
583
584
         585
586
        587
588
        assign MALOADDATARAW = inst loaddata[31:0];
        assign MALOADMASK = Inst_datamask[3]}, {8{inst_datamask[2]}}, assign MALOADMASK = {8{inst_datamask[3]}}, {8{inst_datamask[0]}}, assign MALOADDATA = (EXDATAEXT[0]) ? {24{MALOADDATARAW[7]}}, MALOADDATARAW[7]}, MALOADDATARAW[15]}; (EXDATAEXT[1]) ? {{16{MALOADDATARAW[15]}}}, MALOADDATARAW[15]};
589
591
592
593
                             (MALOADDATARAW & MALOADMASK) | (inst_rslt & ~MALOADMASK);
594
595
        assign GPRWE0 = ((CPUEXE && state=='CPU_WB && ~CPEXCOCCUR) &&
596
                           ~((inst_attr & 'WRITE_RD_COND) && inst_cond==0));
        assign GPRWE1 = ((CPUEXE && state=='CPU_WB && ~CPEXCOCCUR) && (inst_attr & 'SYSTEM_CALL));
assign CPRWE = ((CPUEXE && state=='CPU_WB && ~CPEXCOCCUR) && (inst_attr & 'WRITE_CPO));
assign GPRWRITEDTO = (inst_attr & 'LDST) ? MALOADDATA : inst_rslt;
assign GPRWRITEDT1 = 32'h0; // 2nd write port is just for SYSCALL (REG_A3 <= 0)
597
598
599
600
         assign CPRWRITEDT = inst_rslt;
601
602
603
        always @( posedge CLK or negedge RST_X ) begin
  if(!RST_X) {hi, lo} <= 0;</pre>
604
605
             else if(CPUEXE && state=='CPU_WB && ~CPEXCOCCUR) begin
606
                  if(inst_attr & 'WRITE_HI) hi <= inst_rslthi;
607
608
                  if(inst_attr & 'WRITE_LO) lo <= inst_rslt;
609
             end
610
        end
611
         612
         613
614
         assign CPEXCSET = (CPUEXE && state=='CPU_EX && (inst_attr & 'SYSTEM_CALL));
615
        assign CPEXCCLR = (CPUEXE && state=='CPU_EX && (inst_attr & 'BRANCH_ERET));
616
617
        assign CPEXCACK = (CPUEXE && state=='CPU_WB && CPEXCOCCUR);
         assign CPEXCCODE = 4'd8; // EXC_SYSCALL
618
619
         assign CPEXCEPC = (exec_delay) ? pc - 4 : pc;
620
         assign CPEXCBD = exec_delay;
621
        always @( posedge CLK or negedge RST_X ) begin
  if(!RST_X) {pc, delay_npc, exec_delay} <= 0;</pre>
622
623
             else if(CPUEXE && state == 'CPU_WB) begin
624
625
                 if (CPEXCOCCUR) begin
626
                                 <= CPEXCNPC;
                     exec_delay <= 0;
627
                 end else if( exec_delay ) begin pc <= delay_npc;
628
```

```
Oct 05, 11 18:50
                                          code.txt
                                                                              Page 12/17
                delay_npc
                         <= 0;
631
                 exec delay <= 0;
             end else if( ((inst_attr & 'BRANCH) || (inst_attr & 'BRANCH_LIKELY)) && inst_cond ) begin
632
633
                          \leq pc + 4;
634
                 delay_npc <= inst_npc;
635
                 exec_delay <= 1;
636
             end else if (inst_attr & 'BRANCH_ERET) begin
637
                          <= CPEXCNPC;
             end else if ( (inst attr & 'BRANCH LIKELY) && !inst cond ) begin
638
639
                pc
                          <= pc + 8;
640
             end else begin
641
                рc
                          <= pc + 4;
642
             end
643
          end
644
       end
645
   endmodule
646
    647
```

```
Oct 05, 11 18:50
                                                   code.txt
                                                                                             Page 13/17
file name: init.v
      /* MieruPC2010: Program Loader
                                                                                   Archiah TOKYO TECH *
       'include "../rtl/define.v"
       'default_nettype none
      /* Program Loader: Initialize the main memory, copy memory image to SRAM */
      module PROGLOADER (CLK, RST X, ADDR, DATA OUT, WE, DATA IN, DONE);
                        CLK, RST_X;
          input
          input [7:0] DATA_IN;
          output ['ADDR] ADDR;
          output [7:0] DATA_OUT;
   13
   14
                        WE. DONE:
          output
   15
   16
          reg ['ADDR]
                        ADDR, writeaddr;
   17
          reg [7:0]
                        DATA_OUT;
   18
          req
                        WE. DONE:
   19
   20
          reg [3:0]
                        phase;
   21
          reg [10:0]
                        block;
   22
          reg [26:0]
                        timeout;
  23
          reg [1:0]
                        cnt;
  2.4
          always @(posedge CLK or negedge RST_X) begin
  25
   26
              if (!RST X) begin
   27
                  timeout <= 0;
  28
              DONE <= 0;
end else if (!DONE) begin
  29
   3.0
                 timeout <= timeout + 1;
DONE <= (phase == 8 | | timeout == 100000000);</pre>
   31
   32
              end
   33
  34
   35
          always @(posedge CLK or negedge RST_X) begin
  36
              if(!RST_X) begin
   37
                  ADDR
   38
                  writeaddr <= 0;
   39
                  DATA_OUT <= 0;
   40
                  WE
                           <= 0;
   41
                  phase
                           <= 0;
                          <= 'MMC_START_BLOCK;
   42
                  hlock
   43
                  cnt
   44
              end else if (!DONE) begin
   45
                  if (phase == 0) begin // write block address
   46
                      ADDB
                              <= 'h800109;
                     DATA_OUT <= {block[6:0], 1'b0};
   47
   48
                      WE
                             <= 1;
   49
                      phase
                              <= 1;
   50
                  end else if (phase == 1) begin
   51
                     ADDR
                               <= 'h80010a;
   52
                      DATA_OUT <= {4'h0, block[10: 7]};
  53
                      WE
                              <= 1:
   54
                      phase
                               <= 2;
   55
                  end else if (phase == 2) begin
   56
                               <= 'h80010b;
                      DATA_OUT <= 0;
   57
   5.8
                      WE
                              <= 1:
   59
                      phase
                               <= 3;
   60
                  end else if (phase == 3) begin // wait for ready signal
                               <= 'h800108;
                     ADDR
   62
                      WE
                               <= 0:
   63
                     phase
                              <= (cnt == 3) ? 4 : phase;
                  cnt <= cnt + 1;
end else if (phase == 4) begin
   64
   65
                               <= (DATA_IN == 8'h01) ? 5 : phase;
   66
                     phase
                  end else if (phase == \overline{5}) begin // copy to main memory
   68
                     ADDR
                               <= 'h800200 + writeaddr[8:0];
   69
                      WE
                               <- O:
                              <= (cnt == 1) ? 6 : phase;
<= (cnt == 1) ? 0 : 1;
   70
                     phase
   71
                      cnt.
   72
                  end else if (phase == 6) begin
   73
74
                               <= writeaddr;
                      writeaddr <= writeaddr + 1;
   75
                      DATA_OUT <= DATA_IN;
   76
                      WE
                              <= 1;
   77
                               <= (writeaddr[8:0] == 9'hlff) ? 7 : 5;
                     phase
   78
                  end else if (phase == 7) begin // increment block
                               <= 0;
   79
                      WE
   80
                     block
                              <= block + 1;
                               <= (block == 'MMC_LAST_BLOCK) ? 8 : 0;
  81
                     phase
                  end
  82
   83
              end
   84
   85
      endmodule
```

```
Oct 05, 11 18:50
                                                   code.txt
                                                                                             Page 14/17
file name: iocon.v
      /* MieruPC2010
                                                                                    Archiah TOKYO TECH */
       'include "../rtl/define.v"
       'default_nettype none
      /** T/O Controller
      module IOCON(CLK, RST X, KEY CLK, KEY IN, LCD, GPIO, ADDR, DATA IN, DATA OUT, WE, MEM WE, MEM O,
                  MMC_CSX, MMC_DIN, MMC_DOUT, MMC_SCLK, SW, GPI);
CLK, RST_X, GPI; // clock & reset
  11
                       KEY_CLK, KEY_IN; // keyboard block and keyboard data
          input
          input ['ADDR ] ADDR:
  13
  14
          input [7:0]
                       DATA OUT;
  15
          input
  16
          input [7:0]
                       MEM O
  17
18
                       MMC_DOUT
          input [2:0]
                       SM:
  19
          output
                       LCD;
          output [7:0]
                       DATA IN;
  21
22
23
24
                       MEM_WE;
          output
                       MMC_CSX, MMC_DIN, MMC_SCLK;
          inout [15:0] GPIO;
  25
          wire
                       kbcon ack;
  26
                       kbcon busy;
          wire [7:01
  27
                       vk on
  28
29
30
          wire [7:0]
                       vk_off;
          wire
                       lcd_rdy, lcd_txd;
          reg [7:0]
                       lcd val;
  31
                       1cd we;
          rea
  32
          wire [31:0]
                       counter;
  33
  34
          reg [5:0]
  35
36
                       ior_ain;
          reg [31:0]
                       ior din;
  37
          wire [31:0]
                       ior dout;
  38
          wire [7:0]
                       ior a;
   39
  40
          wire [8:0]
                       cc_ram_addr, cr_addr;
  41
42
          wire [7:0]
                       cc_ram_d, cr_din, cr_dout;
          wire
                       cc_ram_we, cc_we, cc_rdy, cr_we;
  43
                       cc_dirty;
          rea
  44
          wire [22:0]
                      cc_block;
  45
          wire targ_kc = (ADDR >> 1 == 'h400080); // 'h800100 - 'h800101, Keyboard wire targ_cnt = (ADDR >> 2 == 'h200043); // 'h800105 - 'h80010f, lkHz Counter wire targ_cc = (ADDR >> 2 == 'h200042); // 'h800108 - 'h80010b, MMC Control
  46
47
  48
  49
          wire targ_cr = (ADDR \Rightarrow 9 == 'h4001); // 'h800200 - 'h8003ff, MMC Data
          /*************************************
  51
  52
53
          gpiocon gpiocon(CLK, RST_X, GPIO, WE, ADDR, DATA_OUT[0]);
          counter1kHz cnt1kHz(.CLK(CLK), .RST_X(RST_X), .CNT_OUT(counter));
  54
  55
           / nerestation control / /
   56
          kbcon_mieru kcb(.CLK(CLK), .RST_X(RST_X), .KEY_CLK(KEY_CLK), .KEY_IN(KEY_IN), .ACK(kbcon_ack),
  57
58
                         .VK_ON(vk_on), .VK_OFF(vk_off));
  59
60
          assign kbcon_ack = (ADDR == 'h800100) && kbcon_busy;
  61
  62
          always @(posedge CLK or negedge RST_X) begin
  63
64
              if (!RST X)
                                             kbcon_busy <= 0;
              else if (ior_ain == 0 && ior_we) kbcon_busy <= (ior_din != 0);
  65
  66
           68
  69
70
          lcdcon lc(.CLK(CLK), .RST_X(RST_X), .VALUE(lcd_val), .WE(lcd_we), .TXD(lcd_txd), .READY(lcd_rdy));
  71
72
          assign LCD = ~lcd txd;
  73
74
75
          always @(posedge CLK or negedge RST_X) begin
              if (!RST_X) begin
                 lcd val <= 0;
  76
                  1cd we <= 0;
  77
              end else begin
   78
                 lcd_val <= DATA_OUT;</pre>
  79
                 lcd_we <= WE & (ADDR == 'h800104);
  80
81
              end
  82
  83
          /* MMC Controller & MMC Sector RAM
  84
           85
          mmccon mmcc(.CLK(CLK), .RST_X(RST_X),
  86
87
                      .MMC_CSX(MMC_CSX), .MMC_DIN(MMC_DIN), .MMC_DOUT(MMC_DOUT), .MMC_SCLK(MMC_SCLK),
                      .RAM_ADDR(cc_ram_addr), .RAM_D(cc_ram_d), .RAM_WE(cc_ram_we), .RAM_Q(cr_dout), .RAM_DIRTY(cc_dirty), .CORE_WE(cc_we), .CORE_D(DATA_OUT), .CORE_ADDR(ADDR[1:0]), .BLOCK(cc_block), .READY(cc_rdy));
   88
```

```
Oct 05, 11 18:50
                                                  code.txt
                                                                                             Page 15/17
        mmcram mmcr (.CLK(CLK), .WE(cr we), .ADDR(cr addr), .DIN(cr din), .DOUT(cr dout));
 9.1
 92
 93
                        = WE & targ_cc;
        assign cc we
        assign c_we = Ms & targ_cc : cc_ram_we;
assign cr_addr = (cc_rdy) ? ADDR[8:0] : cc_ram_addr;
assign cr_din = (cc_rdy) ? DATA_0UT : cc_ram_d;
 94
 95
 96
 97
         always @(posedge CLK or negedge RST_X) begin
            if (!RST_X) cc_dirty <= 0;
else if (cc ram we) cc dirty <= 0;
 98
 99
100
            else if (WE & targ_cr) cc_dirty <= 1;
101
102
         104
         ioram ior(.CLK(CLK), .WE(ior we),
105
                  .AIN(ior_ain), .DIN(ior_din), .AOUT(ADDR[7:2]), .DOUT(ior_dout));
106
107
         reg [2:0] ior_state;
1 0 8
         always @(posedge CLK or negedge RST_X) begin
            if(!RST_X) ior_state <= 0;
109
110
                      ior_state <= (lcd_we) ? 1 :(WE & targ_cc) ? 2 : ior_state + 1;
            else
111
112
113
         always @(ior_state or vk_off or vk_on or targ_kc or lcd_rdy or cc_block or cc_rdy or
114
                cc_dirty or counter or targ_cnt or GPIO) begin
            ion we = 1;
115
            if (ior_state == 0) begin
116
                ior_ain = 6'h00;
117
                                      // 0x800100
                         = {16'h0000, vk_off, vk_on};
118
                ior_din
119
                ior we
                           = ~targ_kc; // don't update while reading
            end else if (ior_state == 1) begin
                ior_ain = 6'h01; // 0x800
ior_din = {31'b0, lcd_rdy};
121
                                      // 0x800104, LCD
122
            end else if (ior_state == 2) begin
ior_ain = 6'h02; // 0x800108, MMC control
ior_din = {cc_block, 7'h00, cc_dirty, cc_rdy};
123
124
125
            126
127
128
129
                 ior_we
                           = ~targ_cnt; // don't update while reading
130
            end else if (ior_state == 4) begin
            end else ir (for_state == 4) begin

ior_ain = 6'h3c;  // 0x8001f0, GPIO

ior_din = {7'b0, GPIO[ 3], 7'b0, GPIO[ 2], 7'b0, GPIO[ 1], 7'b0, GPIO[ 0]};

end else if (ior_state == 5) begin

ior_ain = 6'h3d;  // 0x8001f4, GPIO
131
132
133
134
                         = {7'b0, GPIO[7], 7'b0, GPIO[6], 7'b0, GPIO[5], 7'b0, GPIO[4]};
135
                ior_din
136
             end else if (ior_state == 6) begin
                ior_ain = 6'h3e;  // 0x8001f8, GPIO
ior_din = {7'b0, GPIO[11], 7'b0, GPIO[0], 7'b0, GPIO[0], 7'b0, GPIO[0]};
137
138
            end else if (ior_state == 7) begin
139
                141
                ior_din
                         = \{7'b0,
                                       GPI, 7'b0, SW[ 2], 7'b0, SW[ 1], 7'b0, SW[ 0]};
142
            end
        end
143
144
145
        reg [1:0] byte_select;
146
         reg targr_io, targr_mm;
147
         always @(posedge CLK or negedge RST_X) begin
148
            if(!RST_X) begin
                targr_io <= 0;
targr_mm <= 0;
149
150
                byte_select <= 0;
152
             end else begin
                targr_{io} <= (ADDR >> 8 == 'h8001); // 0x800100 - 0x8001ff
153
154
                targr mm <= targ cr;
                                                    // 0x800200 - 0x8003ff
                byte_select <= ADDR[1:0];</pre>
155
156
            end
157
158
        159
160
                       (byte_select==2) ? ior_dout[23:16] : ior_dout[31:24];
161
162
         assign MEM_WE = WE && ((ADDR >> 19) == 0); // SRAM Write Enable, higher bits must be zero
164
        assign DATA_IN = (targr_io) ? ior_q :
                                                  // general memory mapped I/O, 0x800100 - 0x8001ff
165
                                                   // MMC data,
                                                                                0x800200 - 0x8003ff
166
                         (targr_mm) ? cr_dout :
                                                  // SRAM data
167
     endmodule
169
     170
    module counterlkHz(CLK, RST_X, CNT_OUT);
171
                      CLK, RST_X;
172
        input.
        output [31:0] CNT_OUT;
174
175
        reg [31:0] CNT_OUT;
176
        reg [15:0] cntwait;
177
178
        always @(posedge CLK or negedge RST X) begin
            if (!RST_X) begin
179
```

```
Oct 05, 11 18:50
                                      code.txt
                                                                        Page 16/17
            CNT OUT <= 0;
1.91
            cotwait <- 1:
182
         end else hegin
183
            if(cntwait >= 'TIMER CNT WAIT) begin
184
               CNT_OUT <= CNT_OUT + 1;
185
               cntwait <= 1;
186
            end
187
            else cntwait <= cntwait + 1;
         end
188
189
190
   endmodule
191
   192
   module ioram(CLK, WE, AIN, DIN, AOUT, DOUT);
193
194
                CLK, WE;
      input.
      input [5:0] AIN, AOUT;
195
196
      input [31:0] DIN;
197
      output [31:0] DOUT;
198
      reg [31:0]
199
                DOILT:
200
      reg [31:0] mem[0:63]; // 256B
201
202
      always @(posedge CLK) begin // synthesis attribute ram_style of mem is block;
203
         if (WE) mem[AIN] <= DIN;
204
         DOUT <= mem[AOUT];
205
      end
206
   endmodule
207
   208
209
   module mmcram(CLK, WE, ADDR, DIN, DOUT);
210
      input
                CLK WE:
      input [8:0]
211
                ADDR;
212
      input [7:0]
                DIN:
213
      output [7:0] DOUT;
214
      reg [7:0]
215
                DOUT;
      reg [7:0] mem[0:511]; // 512B
216
217
218
      always @(posedge CLK) begin // synthesis attribute ram_style of mem is block;
219
         if (WE) mem[ADDR] <= DIN;
220
         DOUT <= mem[ADDR];
221
222 endmodule
```

```
code.txt
 Oct 05, 11 18:50
                                                                               Page 17/17
file name: MieruEmb.ucf
     # UCF file for MieruEMB System Board V1.1 2011-09-24
                                                  Archiah TOKYO TECH #
     LOC="P36" | PERIOD=40 MHz ; #
                 LOC="P32" ;
LOC="P33" ;
     NET ULED<0>
                                        # D2 (Light Emitting Diode 2)
                                       # D3 (Light Emitting Diode 3)
# D4 (Light Emitting Diode 4)
     NET ULED<1>
                 LOC="P34" ;
     NET IILED<2>
     NET SW<0>
                 LOC="P68"
                                        # SW1 (Switch 1)
     NET SW<1>
                 LOC="P70"
                                        # SW2 (Switch 2)
     NET SW<2>
                 LOC="P71" ;
                                        # SW3 (Switch 3)
  12 NET GPTO<0>
                 T.OC- " D40 "
                                        # General Purpose I/O
                 LOC="P35" ;
                                        # General Purpose I/O / ULED[3]
# General Purpose Input
     NET GPIO<1>
  13
  14 NET GPI
                 LOC="P38"
     16 NET SRAM_A<0> LOC="P10";
     NET SRAM_A<1> LOC="P9"
  18 NET SRAM_A<2> LOC="P5"
19 NET SRAM_A<3> LOC="P4"
     NET SRAM A<4> LOC="P3"
  21 NET SRAM_A<5> LOC="P91"
     NET SRAM_A<6> LOC="P90"
  23 NET SRAM_A<7> LOC="P86"
  24 NET SRAM_A<8> LOC="P85"
  25 NET SRAM_A<9> LOC="P84"
     NET SRAM A<10> LOC="P78"
     NET SRAM_A<11> LOC="P79"
  28 NET SRAM_A<12> LOC="P83"
  29 NET SRAM_A<13> LOC="P11"
30 NET SRAM_A<14> LOC="P12"
31 NET SRAM_A<15> LOC="P23"
     NET SRAM_A<16> LOC="P27"
  33 NET SRAM_A<17> LOC="P26"
  34 NET SRAM_A<18> LOC="P24"
  35 NET SRAM_D<0> LOC="P2"
36 NET SRAM_D<1> LOC="P98"
                           DITT.T.DOWN :
                           PIII.I.DOWN :
     NET SRAM D<2> LOC="P95"
                           PULLDOWN ;
  38 NET SRAM_D<3> LOC="P94"
     NET SRAM_D<4> LOC="P15"
                           PULLDOWN :
  40 NET SRAM_D<5> LOC="P16"
                           PULLDOWN ;
     NET SRAM_D<6> LOC="P17"
NET SRAM D<7> LOC="P18"
                           PULLDOWN ;
                           PULLDOWN ;
     NET SRAM_OE_X LOC="P22"
     NET SRAM_WE_X
                 LOC="P92"
     LOC= "P67"
     NET MMC CS X
                 LOC="P41" ;
     NET MMC_DIN
                 LOC="P42"
     NET MMC_SCLK
                 LOC="P43"
     NET MMC_DOUT
                 LOC="P47" | PULLUP ;
     52
53
     NET LCD CS0
                 T-OC="P48"
     NET LCD CD
                 LOC="P49"
     NET LCD_WR
                 LOC="P53"
     NET LCD_RSTB
                 LOC="P54"
     NET LCD_D<0>
                 LOC="P57"
                 LOC="P58"
  5.8
     NET LCD D<1>
  59
     NET LCD D<2>
                 LOC="P60"
  60 NET LCD_D<3>
                 LOC="P61"
     NET LCD_D<4>
                 LOC="P62"
     NET LCD_D<5>
                 LOC="P63"
     NET LCD_D<6>
                 LOC="P65"
  64 NET LCD D<7>
                 T-OC="P66"
```

code.txt