

Oct 05, 11 18:50

code.txt

Page 1/17

```
file name: define.v
1 /******
2 /* MieruPC2010 Version 1.4.0 ArchLab. TOKYO TECH */
3 /******
4
5 /* Clock Interval Definition */
6 /******
7 'define DCM_CLKFX_MULTIPLY 7 // you can modify this value, (40MHz / 8) * 7 = 35MHz
8 'define DCM_CLKFX_DIVIDE 8 // CLKFX_DIVIDE must be 1-32, CLKFX_MULTIPLY must be 2-32
9
10 /******
11 'define SYS_CLOCK 40 // 27MHz system clock
12 'define TIMER_CNT_WAIT (\SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY*1000) // for 1kHz timer
13 'define CP0_CNT_WAIT (\SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY*10) // for 100kHz CP0 timer
14 'define LCD_WAIT (\SYS_CLOCK/'DCM_CLKFX_DIVIDE*'DCM_CLKFX_MULTIPLY) // for LCD 1Mbps
15
16 /* Memory Controller / Initializer Constants */
17 /******
18 'define ADDR 23:0 // Address Range 24bit
19 'define JADDR 21:0 // Address Range for J format (ADDR - 2bit, 26bit max.)
20 'define HALT_ADDR 24'h0000 // Branch Address to Halt
21
22 'define MMC_START_BLOCK 81 // MMC Image Start Physical Address: 0x0000a200
23 'define MMC_LAST_BLOCK 1104 // MMC Image End Physical Address: 0x00089fff
24
25 /* Instruction Processing Stage definition */
26 /******
27 'define CPU_START 5'h00
28 'define CPU_IF0 5'h01
29 'define CPU_IF1 5'h02
30 'define CPU_IF2 5'h03
31 'define CPU_IF3 5'h04
32 'define CPU_IF4 5'h05
33 'define CPU_ID 5'h06
34 'define CPU_RF 5'h07
35 'define CPU_EX 5'h08
36 'define CPU_MA0 5'h09
37 'define CPU_MA1 5'h0a
38 'define CPU_MA2 5'h0b
39 'define CPU_MA3 5'h0c
40 'define CPU_MA4 5'h0d
41 'define CPU_WB 5'h0e
42 'define CPU_WCNT 5'h0f
43 'define CPU_HALT 5'h10
44 'define CPU_ERROR 5'h11
45
46 /* Instruction Attribute Definition */
47 /******
48 'define READ_NONE 19'h00000
49 'define READ_RS 19'h00000
50 'define READ_RT 19'h00000
51 'define READ_RD 19'h00000
52 'define READ_HI 19'h00000
53 'define READ_LO 19'h00000
54 'define READ_HILO 19'h00000
55 'define WRITE_NONE 19'h00000
56 'define WRITE_RS 19'h00000
57 'define WRITE_RT 19'h00001
58 'define WRITE_RD 19'h00002
59 'define WRITE_HI 19'h00004
60 'define WRITE_LO 19'h00008
61 'define WRITE_HILO 19'h0000c
62 'define WRITE_RD_COND 19'h00010
63 'define WRITE_RRA 19'h00020
64 'define LOAD_1B 19'h00040
65 'define LOAD_2B 19'h00080
66 'define LOAD_4B_ALIGN 19'h00100
67 'define LOAD_4B_UNALIGN 19'h00200
68 'define LOAD_4B 19'h00300
69 'define LOAD_ANY 19'h003c0
70 'define STORE_1B 19'h00400
71 'define STORE_2B 19'h00800
72 'define STORE_4B_ALIGN 19'h01000
73 'define STORE_4B_UNALIGN 19'h02000
74 'define STORE_4B 19'h03000
75 'define STORE_ANY 19'h03c00
76 'define LDST 19'h03fc0
77 'define LOADSTORE_4B_UNALIGN 19'h02200
78 'define BRANCH 19'h04000
79 'define BRANCH_LIKELY 19'h08000
80 'define READ_CP0 19'h00000
81 'define WRITE_CP0 19'h10000
82 'define SYSTEM_CALL 19'h20000
83 'define BRANCH_ERET 19'h40000
84
85 /******
```

Oct 05, 11 18:50

code.txt

Page 2/17

```
file name: MieruEMB.v
1 /******
2 /* MieruEMB System Version 1.0 since 2011-09 ArchLab. TOKYO TECH */
3 /* See the README file on the parent directory for license information. */
4 /******
5
6 /* MieruPC2010 Version 1.4.0, 2011-10-05: Top Level Module ArchLab. TOKYO TECH */
7 /******
8 'include "../rtl/define.v"
9 'default_nettype none
10
11 /******
12 module MieruEMB(CLK, SW, LCD, ULED, GPIO, GPI, MMC_CS_X, MMC_DIN, MMC_SCLK, MMC_DOUT,
13 SRAM_A, SRAM_D, SRAM_OE_X, SRAM_WE_X,
14 LCD_CS0, LCD_CD, LCD_WR, LCD_RSTB, LCD_D);
15 input CLK, GPI; // input clock & general purpose input
16 input [2:0] SW; // input switch
17 input MMC_DOUT; // MMC Data Output
18 output LCD; // LCD Serial Output
19 output MMC_CS_X; // MMC Chip Select
20 output MMC_DIN; // MMC Data Input
21 output MMC_SCLK; // MMC Clock
22 output [2:0] ULED; // User LED
23 output reg [18:0] SRAM_A; // SRAM Address
24 output reg SRAM_OE_X; // SRAM Output Enable
25 output SRAM_WE_X; // SRAM Write Enable
26 inout [1:0] GPIO; // General Purpose I/O
27 inout [7:0] SRAM_D; // SRAM Data Bus
28
29 output LCD_CS0, LCD_CD, LCD_WR, LCD_RSTB;
30 output [7:0] LCD_D;
31
32 wire FCLK, RST_OX; // system clock and reset signal
33 wire WE, CORE_WE, MEM_WE, PLOAD_WE; // Write Enable signals
34 wire PLOAD_DONE; // Program load is done
35 wire ['ADDR] ADDR, PLOAD_ADDR, CORE_ADDR; // memory address
36 wire [7:0] DATA_IN, DATA_OUT, CORE_DATA, PLOAD_DATA; // data
37
38 CLKGEN clkgen(.CLK_I(CLK), .RST_X_I(SW[0] | SW[1] | SW[2]), .CLK_O(FCLK), .RST_X_O(RST_OX));
39
40 MIPSORE core(.CLK(FCLK), .RST_X(RST_OX & PLOAD_DONE),
41 .ADDR(CORE_ADDR), .DATA_IN(DATA_IN), .DATA_OUT(CORE_DATA), .WE(CORE_WE));
42
43 PROGLOADER pload(.CLK(FCLK), .RST_X(RST_OX),
44 .DATA_IN(DATA_IN),
45 .ADDR(PLOAD_ADDR), .DATA_OUT(PLOAD_DATA), .WE(PLOAD_WE), .DONE(PLOAD_DONE));
46
47 IOCON iocon(.CLK(FCLK), .RST_X(RST_OX),
48 .LCD(LCD), .GPIO(GPIO), .SW(SW), .GPI(GPI),
49 .ADDR(ADDR), .DATA_IN(DATA_IN), .DATA_OUT(DATA_OUT),
50 .WE(WE), .MEM_WE(MEM_WE), .MEM_Q(SRAM_D),
51 .MMC_CSX(MMC_CS_X), .MMC_DIN(MMC_DIN), .MMC_DOUT(MMC_DOUT), .MMC_SCLK(MMC_SCLK));
52
53 reg lcd_reg;
54 always @(posedge FCLK) lcd_reg <= ~LCD;
55
56 assign ULED[0] = (!PLOAD_DONE) ? 1 : lcd_reg;
57 assign ADDR = (!PLOAD_DONE) ? PLOAD_ADDR : CORE_ADDR;
58 assign DATA_OUT = (!PLOAD_DONE) ? PLOAD_DATA : CORE_DATA;
59 assign WE = (!PLOAD_DONE) ? PLOAD_WE : CORE_WE;
60
61 reg [7:0] D_KEEP;
62 always @(posedge FCLK or negedge RST_OX) begin
63 if (!RST_OX) begin
64 SRAM_A <= 0;
65 D_KEEP <= 0;
66 SRAM_OE_X <= 0;
67 end else begin
68 SRAM_A <= ADDR[18:0];
69 D_KEEP <= DATA_OUT;
70 SRAM_OE_X <= MEM_WE;
71 end
72 end
73
74 assign SRAM_D = (SRAM_OE_X) ? D_KEEP : 8'hzz;
75 assign SRAM_WE_X = ~FCLK | ~SRAM_OE_X;
76
77 reg [24:0] cnt_t;
78 always @(posedge FCLK) cnt_t <= cnt_t + 1;
79 assign ULED[2] = cnt_t[24];
80 assign ULED[1] = (~SW[0]) | (~SW[1]) | (~SW[2]);
81
82 minilcd_con lcdcon (FCLK, (RST_OX & PLOAD_DONE), CORE_ADDR[13:0], CORE_DATA,
83 (CORE_WE & CORE_ADDR[23:16]==8'h90),
84 LCD_CS0, LCD_CD, LCD_RSTB, LCD_D, LCD_WR);
85 endmodule
86
87 /******
```

Oct 05, 11 18:50 code.txt Page 3/17

```
file name: minilcd.v
1  /*****
2  /* MieruEMB System Version 1.0 since 2011-09 ArchLab. TOKYO TECH */
3  /*****
4  `default_nettype none
5
6  /*****
7  /**** MiniLCD controller, 128x128 pixel LCD ****/
8  /*****
9  module minilcd_con(CLK, RST_X, VRAM_ADDR, VRAM_DATA, VRAM_WE,
10     LCD_CS0, LCD_CD, LCD_RSTB, LCD_D, LCD_WR);
11     input
12     input [13:0] VRAM_ADDR;
13     input [7:0] VRAM_DATA;
14     input VRAM_WE;
15     output LCD_WR;
16     output reg LCD_CS0, LCD_CD, LCD_RSTB;
17     output reg [7:0] LCD_D;
18
19     reg init;
20     reg [14:0] cmdcnt;
21     reg [2:0] writecnt;
22     reg [23:0] waitcnt;
23     wire [15:0] dout;
24     wire [7:0] D;
25
26     assign LCD_WR = ~writecnt[2];
27
28     minilcd_initmem mlcdmem(CLK, cmdcnt[5:0], dout);
29
30     minilcd_vram vram(.CLK(CLK), .DIN(VRAM_DATA[3:0]), .WADDR(VRAM_ADDR), .WE(VRAM_WE),
31         .DOUT(D), .RADDR(cmdcnt[14:1]));
32
33     always @(posedge CLK or negedge RST_X) begin
34         if (!RST_X) begin
35             LCD_CS0 <= 0;
36             LCD_CD <= 0;
37             LCD_RSTB <= 0;
38             LCD_D <= 0;
39             init <= 1;
40             cmdcnt <= 0;
41             writecnt <= 0;
42             waitcnt <= 0;
43         end
44         else if (writecnt != 0) writecnt <= writecnt - 1;
45         else if (waitcnt != 0) waitcnt <= waitcnt - 1;
46         else if (init == 1) begin
47             waitcnt <= {dout[15:11], 18'h000000};
48             LCD_RSTB <= ~dout[10];
49             LCD_CS0 <= dout[9];
50             LCD_CD <= dout[8];
51             LCD_D <= dout[7:0];
52             init <= (cmdcnt != 'h3a);
53             cmdcnt <= (cmdcnt == 'h3a) ? 0 : cmdcnt + 1;
54             writecnt <= 7;
55         end
56         else begin // after initialized
57             LCD_RSTB <= 1;
58             LCD_CS0 <= 0;
59             LCD_CD <= 1;
60             LCD_D <= (cmdcnt[0]) ? // convert 3 bit to 16 bit color
61                 {D[1], D[0], D[0], D[0], D[0], D[0], D[0], D[0]} :
62                 {D[2], D[2], D[2], D[2], D[1], D[1], D[1], D[1]};
63             cmdcnt <= (cmdcnt == 'h7fff) ? 0 : cmdcnt + 1;
64             writecnt <= 7;
65         end
66     end
67 endmodule
68
69 /*****
70 /* MiniLCD Video Memory 8KB (128x128=16K pixel, 4bit per pixel = 8KB) */
71 /*****
72 module minilcd_vram(CLK, DIN, DOUT, RADDR, WADDR, WE);
73     input CLK, WE;
74     input [3:0] DIN;
75     input [13:0] RADDR, WADDR;
76     output reg [3:0] DOUT;
77
78     reg [3:0] mem [16383:0]; /* 4bit x 16K pixel = 8KB VRAM */
79
80     always @(posedge CLK) begin
81         if (WE) mem[WADDR] <= DIN;
82         DOUT <= mem[RADDR];
83     end
84 endmodule
85
86 /*****
87 /* MiniLCD initialize memory, [WAIT(5)][RST][CSX][DC][DATA(8)] */
88 /*****
89 module minilcd_initmem(CLK, ADDR, DATA);
```

Oct 05, 11 18:50 code.txt Page 4/17

```
90     input CLK;
91     input [5:0] ADDR;
92     output reg [15:0] DATA;
93
94     always @(posedge CLK) begin
95         case (ADDR)
96             'h00: DATA = 16'h1200;
97             'h01: DATA = 16'h1600; // Hardware Reset
98             'h02: DATA = 16'h6200;
99             'h03: DATA = 16'h2801; // Software Reset
100            'h04: DATA = 16'ha011; // Sleep Out
101            'h05: DATA = 16'h00ff; // VCOM 4 Level Control
102            'h06: DATA = 16'h0140; // - TC2 4clk, TC3 3clk delay
103            'h07: DATA = 16'h0103;
104            'h08: DATA = 16'h011a;
105            'h09: DATA = 16'h00b1; // Frame Rate Control (Normal)
106            'h0a: DATA = 16'h0104; // - RTN 24
107            'h0b: DATA = 16'h0125; // - Front Porch 37
108            'h0c: DATA = 16'h0118; // - Back Porch 24
109            'h0d: DATA = 16'h00b4; // Display Inversion Control
110            'h0e: DATA = 16'h0103; // - Line Inversion
111            'h0f: DATA = 16'h00b6; // Display Function set 5
112            'h10: DATA = 16'h0105; // (Output waveform configure)
113            'h11: DATA = 16'h0102;
114            'h12: DATA = 16'h00c1; // Power Control 2
115            'h13: DATA = 16'h0107; // - VGH 14.7V, VGL -12.25V
116            'h14: DATA = 16'h00fc; // Power Control 6
117            'h15: DATA = 16'h0111;
118            'h16: DATA = 16'h0117;
119            'h17: DATA = 16'h00c5; // VCOM Control 1
120            'h18: DATA = 16'h013c; // - VCOMH +4V
121            'h19: DATA = 16'h014f; // - VCOML -0.525V
122            'h1a: DATA = 16'h0036; // Memory Data Access Control
123            'h1b: DATA = 16'h01c8; // - XY mirror, BGR order
124            'h1c: DATA = 16'h003a; // Interface Pixel Format
125            'h1d: DATA = 16'h0105; // - 16-bit per pixel
126            'h1e: DATA = 16'h00e1; // Gamma Correction Negative
127            'h1f: DATA = 16'h0101; // - VRH
128            'h20: DATA = 16'h011c; // - VRL
129            'h21: DATA = 16'h0105; // - PK0(V3)
130            'h22: DATA = 16'h0111; // - PK1(V6)
131            'h23: DATA = 16'h0117; // - PK2(V11)
132            'h24: DATA = 16'h011a; // - PK3(V19)
133            'h25: DATA = 16'h011c; // - PK4(V27)
134            'h26: DATA = 16'h0121; // - PK5(V36)
135            'h27: DATA = 16'h011f; // - PK6(V44)
136            'h28: DATA = 16'h011d; // - PK7(V52)
137            'h29: DATA = 16'h0127; // - PK8(V57)
138            'h2a: DATA = 16'h012f; // - PK9(V60)
139            'h2b: DATA = 16'h0105; // - SELV0
140            'h2c: DATA = 16'h0103; // - SELV1
141            'h2d: DATA = 16'h0100; // - SELV2
142            'h2e: DATA = 16'h013f; // - SELV3
143            'h2f: DATA = 16'h002a; // Column Address Set
144            'h30: DATA = 16'h0100; // - start 2
145            'h31: DATA = 16'h0102;
146            'h32: DATA = 16'h0100; // - end 129
147            'h33: DATA = 16'h0181;
148            'h34: DATA = 16'h002b; // Row Address Set
149            'h35: DATA = 16'h0100; // - start 3
150            'h36: DATA = 16'h0103;
151            'h37: DATA = 16'h0100; // - end 130
152            'h38: DATA = 16'h0182;
153            'h39: DATA = 16'h5029; // Display On
154            'h3a: DATA = 16'h002c; // Memory Write
155            'h3b: DATA = 16'h0000;
156            'h3c: DATA = 16'h0000;
157            'h3d: DATA = 16'h0000;
158            'h3e: DATA = 16'h0000;
159            'h3f: DATA = 16'h0000;
160        endcase
161     end
162 endmodule
163 /*****
```

Oct 05, 11 18:50 code.txt Page 5/17

```
file name: MipsCore.v
1  /*****
2  /* MieruPC2010: MipsCore Version 1.4.0-test05 (2011-10-05) ArchLab. TOKYO TECH */
3  /*****
4  'include "../rtl/define.v"
5  'include "../rtl/instn.v"
6  'default_nettype none
7
8  /*****
9  /* 32bit-32cycle multiplier (signed or unsigned) */
10 /*****
11 module MULUNIT(CLK, RST_X, INIT, SIGNED, A, B, RSLT, BUSY);
12 input CLK;
13 input RST_X;
14 input INIT;
15 input SIGNED;
16 input [31:0] A, B;
17 output [63:0] RSLT;
18 output BUSY;
19
20 wire [31:0] uint_a, uint_b;
21 wire [63:0] uint_rslt;
22 reg sign;
23
24 MULUNITCORE mulcore(.CLK(CLK), .RST_X(RST_X), .INIT(INIT),
25 .A(uint_a), .B(uint_b), .RSLT(uint_rslt), .BUSY(BUSY));
26
27 assign uint_a = (SIGNED & A[31])? ~A + 1 : A;
28 assign uint_b = (SIGNED & B[31])? ~B + 1 : B;
29 assign RSLT = (SIGNED & sign)? ~uint_rslt + 1 : uint_rslt;
30
31 always @( posedge CLK or negedge RST_X )
32 if( !RST_X ) sign <= 0;
33 else sign <= (INIT)? A[31]^B[31] : sign;
34
35 endmodule
36
37 /*****
38 module MULUNITCORE(CLK, RST_X, INIT, A, B, RSLT, BUSY);
39 input CLK;
40 input RST_X;
41 input INIT;
42 input [31:0] A, B;
43 output [63:0] RSLT;
44 output BUSY;
45
46 reg [31:0] multiplicand;
47 reg [5:0] count;
48 wire [32:0] sum;
49 reg [63:0] RSLT;
50
51 assign BUSY = (count < 32);
52 assign sum = RSLT[63:32] + multiplicand;
53
54 always @( posedge CLK or negedge RST_X ) begin
55 if( !RST_X ) begin
56 multiplicand <= 0;
57 RSLT <= 0;
58 count <= 0;
59 end else if( INIT )begin
60 multiplicand <= A;
61 RSLT <= {32'h0, B};
62 count <= 0;
63 end else begin
64 multiplicand <= multiplicand;
65 RSLT <= (RSLT[0]) ? {sum, RSLT[31:1]} : {1'h0, RSLT[63:1]};
66 count <= count + 1;
67 end
68 end
69 endmodule
70
71 /*****
72 /* 32bit-32cycle divider (signed or unsigned) */
73 /*****
74 module DIVUNIT(CLK, RST_X, INIT, SIGNED, A, B, RSLT, BUSY);
75 input CLK, RST_X, INIT, SIGNED;
76 input [31:0] A, B;
77 output [63:0] RSLT;
78 output BUSY;
79
80 wire [31:0] uint_a, uint_b;
81 wire [63:0] uint_rslt;
82 reg sign_a, sign_b;
83
84 DIVUNITCORE divcore(.CLK(CLK), .RST_X(RST_X), .INIT(INIT), .A(uint_a), .B(uint_b),
85 .RSLT(uint_rslt), .BUSY(BUSY));
86
87 assign uint_a = (SIGNED & A[31]) ? ~A + 1 : A;
88 assign uint_b = (SIGNED & B[31]) ? ~B + 1 : B;
89 assign RSLT[63:32] =
```

Oct 05, 11 18:50 code.txt Page 6/17

```
90 (~SIGNED)? uint_rslt[63:32] :
91 ({sign_a, sign_b} == 2'b00) ? uint_rslt[63:32] :
92 ({sign_a, sign_b} == 2'b01) ? uint_rslt[63:32] :
93 ({sign_a, sign_b} == 2'b10) ? ~uint_rslt[63:32] + 1 : ~uint_rslt[63:32] + 1;
94 assign RSLT[31:0] =
95 (~SIGNED)? uint_rslt[31:0] :
96 ({sign_a, sign_b} == 2'b00) ? uint_rslt[31:0] :
97 ({sign_a, sign_b} == 2'b01) ? ~uint_rslt[31:0] + 1 :
98 ({sign_a, sign_b} == 2'b10) ? ~uint_rslt[31:0] + 1 : uint_rslt[31:0];
99
100 always @( posedge CLK or negedge RST_X )
101 if( !RST_X ) begin
102 sign_a <= 0;
103 sign_b <= 0;
104 end else begin
105 sign_a <= (INIT) ? A[31] : sign_a;
106 sign_b <= (INIT) ? B[31] : sign_b;
107 end
108 endmodule
109
110 /*****
111 module DIVUNITCORE(CLK, RST_X, INIT, A, B, RSLT, BUSY);
112 input CLK, RST_X, INIT;
113 input [31:0] A, B;
114 output [63:0] RSLT;
115 output BUSY;
116
117 reg [63:0] RSLT;
118 reg [31:0] divisor;
119 reg [5:0] count;
120 wire [32:0] differ;
121
122 assign BUSY = (count < 32);
123 assign differ = RSLT[63:31] - {1'b0, divisor};
124
125 always @( posedge CLK or negedge RST_X ) begin
126 if( !RST_X ) begin
127 divisor <= 0;
128 RSLT <= 0;
129 count <= 0;
130 end else if( INIT ) begin
131 divisor <= B;
132 RSLT <= {32'h0, A};
133 count <= 0;
134 end else begin
135 divisor <= divisor;
136 RSLT <= (differ[32]) ? {RSLT[62:0], 1'h0} : {differ[31:0], RSLT[30:0], 1'h1};
137 count <= count + 1;
138 end
139 end
140 endmodule
141
142 /*****
143 /* 32bitx32 2R/W General Purpose Registers */
144 /*****
145 module GPR(CLK, REGNUM0, REGNUM1, DIN0, DIN1, WE0, WE1, DOUT0, DOUT1);
146 input CLK;
147 input [4:0] REGNUM0, REGNUM1;
148 input [31:0] DIN0, DIN1;
149 input WE0, WE1;
150 output [31:0] DOUT0, DOUT1;
151
152 reg [31:0] r[0:31];
153 reg [31:0] DOUT0, DOUT1;
154
155 always @(posedge CLK) DOUT0 <= (REGNUM0==0) ? 0 : r[REGNUM0];
156 always @(posedge CLK) DOUT1 <= (REGNUM1==0) ? 0 : r[REGNUM1];
157 always @(posedge CLK) if(WE0) r[REGNUM0] <= DIN0;
158 always @(posedge CLK) if(WE1) r[REGNUM1] <= DIN1;
159 endmodule
160
161 /*****
162 /* MipsCore: 32bit-MIPS multicycle processor */
163 /*****
164 module MIPSORE(CLK, RST_X, ADDR, DATA_IN, DATA_OUT, WE);
165 input CLK, RST_X;
166 input [7:0] DATA_IN;
167 output [7:0] DATA_OUT;
168 output [ADDR] ADDR;
169 output WE;
170
171 /***** internal register *****/
172 reg [4:0] state;
173 reg [ADDR] pc, delay_npc, inst_pc, inst_npc;
174 reg [ADDR] inst_eaddr;
175 reg exec_delay;
176 reg [31:0] inst_ir;
177 reg [4:0] inst_rt, inst_rd, inst_dst;
178 reg [4:0] inst_shamt;
179 reg [15:0] inst_imm;
```

Oct 05, 11 18:50

code.txt

Page 7/17

```

180 reg ['JADDR] inst_addr;
181 reg [18:0] inst_attr;
182 reg [6:0] inst_op;
183 reg [31:0] inst_rrs, inst_rrt, inst_cpr, inst_rslt, inst_rslthi;
184 reg [31:0] hi, lo; // high and low register for multiply and divide inst.
185 reg inst_cond;
186 reg [3:0] inst_datamask;
187 reg [31:0] inst_loaddata;
188 /***** internal wire *****/
189
190 reg [4:0] IDRS, IDRT, IDRD;
191 reg [4:0] IDSHAMT;
192 reg [15:0] IDIMM;
193 reg ['JADDR] IDADDR;
194 reg [18:0] IDATTR;
195 reg [6:0] IDOP;
196 wire [4:0] RFDST;
197 reg [31:0] EXRSLT;
198 reg [31:0] EXRSLTHI;
199 reg ['ADDR] EXEADDR;
200 reg ['ADDR] EXNPC;
201 reg EXC;
202 reg [3:0] EXMASK;
203 reg [1:0] EXDATAEXT;
204 reg EXBUSY;
205 wire EXSIGNED;
206 wire [31:0] MALOADDATA, MALOADDATARAW, MALOADMASK;
207 wire [63:0] DURSLOT, MURSLOT;
208 wire DUBUSY, MUBUSY;
209 wire DIVMULINIT;
210 wire [4:0] GPRNUM0, GPRNUM1, CPRNUM;
211 wire [31:0] GPRREADDT0, GPRREADDT1, CPRREADDT;
212 wire [31:0] GPRWRITEDT0, GPRWRITEDT1, CPRWRITEDT;
213 wire GPRWE0, GPRWE1, CPRWE;
214 wire CPEXCSET, CPEXCCLR, CPEXCACK, CPEXCOCUR, CPEXCBD;
215 wire [3:0] CPEXCCEPC;
216 wire ['ADDR] CPEXCCEPC;
217 wire [31:0] SET32; // 32bit sign extended of 16bit immediate
218 wire ['ADDR] SETAD; // sign extended address of 16bit immediate
219 wire [31:0] RRT_U, RRS_U;
220 wire signed [31:0] RRT_S;
221 wire CPUXE = 1; // signal to stall the processor!
222
223 /***** Sub module declaration *****/
224 /* Sub module declaration */
225 /*****
226 DIVUNIT du(.CLK(CLK), .RST_X(RST_X), .INIT(DIVMULINIT), .SIGNED(EXSIGNED),
227 .A(GPRREADDT0), .B(GPRREADDT1), .RSLT(DURSLOT), .BUSY(DUBUSY));
228
229 MULUNIT mu(.CLK(CLK), .RST_X(RST_X), .INIT(DIVMULINIT), .SIGNED(EXSIGNED),
230 .A(GPRREADDT0), .B(GPRREADDT1), .RSLT(MURSLOT), .BUSY(MUBUSY));
231
232 GPR gpr(.CLK(CLK), .REGNUM0(GPRNUM0), .REGNUM1(GPRNUM1), .DINO(GPRWRITEDT0), .DINI(GPRWRITEDT1),
233 .WE0(GPRWE0), .WE1(GPRWE1), .DOUT0(GPRREADDT0), .DOUT1(GPRREADDT1));
234
235 MIPSCPO cp0(.CLK(CLK), .RST_X(RST_X), .REG_NUM(CPRNUM), .REG_IN(CPRWRITEDT), .REG_WE(CPRWE),
236 .REG_OUT(CPRREADDT), .EXC_SET(CPEXCSET), .EXC_CLR(CPEXCCLR), .EXC_ACK(CPEXCACK),
237 .EXC_CODE(CPEXCCEPC), .EXC_EPC(CPEXCCEPC), .EXC_BD(CPEXCBD),
238 .EXC_OCCUR(CPEXCOCUR), .EXC_NPC(CPEXCCEPC));
239
240 /*****
241 /* Mips::proceedstate() */
242 /*****
243 always @(posedge CLK or negedge RST_X) begin
244 if(!RST_X) state <= 'CPU_START;
245 else if(~CPUXE || state=='CPU_HALT) state <= state;
246 else if(exec_delay && delay_npc=='HALT_ADDR) state <= 'CPU_HALT;
247 else if(state=='CPU_EX && EXBUSY) state <= state;
248 else if(state=='CPU_EX && ~EXBUSY) state <= (inst_attr & 'LDST) ? 'CPU_MA0 : 'CPU_WB;
249 else if(state=='CPU_WB) state <= 'CPU_IF0;
250 else state <= state + 1;
251 end
252
253 /*****
254 /* Mips:: instruction fetch stage and memory access address generation */
255 /*****
256 // inst_eaddr is incremented on MA0, MA1, and MA2 stage
257 assign ADDR = (state == 'CPU_IF0) ? (pc & ~'h3) :
258 (state == 'CPU_IF1) ? (pc & ~'h3) : 2'h1 :
259 (state == 'CPU_IF2) ? (pc & ~'h3) : 2'h2 :
260 (state == 'CPU_IF3) ? (pc & ~'h3) : 2'h3 :
261 (state >= 'CPU_MA0 && state <= 'CPU_MA3) ? inst_eaddr : 0;
262
263 always @( posedge CLK or negedge RST_X ) begin
264 if(!RST_X) inst_pc <= 0;
265 else if(CPUXE) begin
266 if (state=='CPU_IF0) inst_pc <= pc;
267 if (state=='CPU_IF1) inst_ir[ 7: 0] <= DATA_IN;
268 else if(state=='CPU_IF2) inst_ir[15: 8] <= DATA_IN;
269 else if(state=='CPU_IF3) inst_ir[23:16] <= DATA_IN;

```

Wednesday October 05, 2011

Oct 05, 11 18:50

code.txt

Page 8/17

```

270 else if(state=='CPU_IF4) inst_ir[31:24] <= DATA_IN;
271 end
272 end
273
274 /***** instruction decode stage *****/
275 /* Mips:: instruction decode stage */
276 /*****
277 always@ (inst_ir) begin
278 IDRS = inst_ir[25:21];
279 IDRT = inst_ir[20:16];
280 IDRD = inst_ir[15:11];
281 IDSHAMT = inst_ir[10:6];
282 IDIMM = inst_ir[15:0];
283 IDADDR = inst_ir[25:0];
284 IDOP = 'NOP;
285 IDATTR = 'WRITE_NONE;
286
287 case (inst_ir[31:26]) // OP
288 6'd00: case (inst_ir[5:0]) // FUNCT
289 6'd0: begin
290 if ((IDRT | IDRD | IDSHAMT) == 0) begin IDOP='NOP; end
291 else if ((IDRT | IDRD) == 0 && IDSHAMT == 1) begin IDOP='NOP; end
292 else begin IDOP='SL; IDATTR='WRITE_RD; end
293
294 6'd2: begin IDOP='SRL; IDATTR='WRITE_RD; end
295 6'd3: begin IDOP='SRA; IDATTR='WRITE_RD; end
296 6'd4: begin IDOP='SLLV; IDATTR='WRITE_RD; end
297 6'd6: begin IDOP='SRLV; IDATTR='WRITE_RD; end
298 6'd7: begin IDOP='SRV; IDATTR='WRITE_RD; end
299 6'd8: begin
300 if (IDSHAMT==0) begin IDOP='JR; IDATTR='BRANCH; end
301 else if (IDSHAMT==5'd16) begin IDOP='JR_HB; IDATTR='BRANCH; end
302
303 6'd9: begin
304 if (IDSHAMT==0) begin IDOP='JALR; IDATTR='BRANCH | 'WRITE_RD; end
305 else if (IDSHAMT==5'd16) begin IDOP='JALR_HB; IDATTR='BRANCH | 'WRITE_RD; end
306
307 6'd10: begin IDOP='MOV; IDATTR='WRITE_RD_COND; end
308 6'd11: begin IDOP='MOVN; IDATTR='WRITE_RD_COND; end
309 6'd12: begin IDOP='SYSCALL; IDATTR='SYSTEM_CALL; end
310 6'd16: begin IDOP='MFHI; IDATTR='WRITE_RD; end
311 6'd17: begin IDOP='MTHI; IDATTR='WRITE_HI; end
312 6'd18: begin IDOP='MFLO; IDATTR='WRITE_RD; end
313 6'd19: begin IDOP='MTLO; IDATTR='WRITE_LO; end
314 6'd24: begin IDOP='MULT; IDATTR='WRITE_HILO; end
315 6'd25: begin IDOP='MULTU; IDATTR='WRITE_HILO; end
316 6'd26: begin IDOP='DIV; IDATTR='WRITE_HILO; end
317 6'd27: begin IDOP='DIVU; IDATTR='WRITE_HILO; end
318 6'd32: begin IDOP='ADD; IDATTR='WRITE_RD; end
319 6'd33: begin IDOP='ADDU; IDATTR='WRITE_RD; end
320 6'd34: begin IDOP='SUB; IDATTR='WRITE_RD; end
321 6'd35: begin IDOP='SUBU; IDATTR='WRITE_RD; end
322 6'd36: begin IDOP='AND; IDATTR='WRITE_RD; end
323 6'd37: begin IDOP='OR; IDATTR='WRITE_RD; end
324 6'd38: begin IDOP='XOR; IDATTR='WRITE_RD; end
325 6'd39: begin IDOP='NOR; IDATTR='WRITE_RD; end
326 6'd42: begin IDOP='SLT; IDATTR='WRITE_RD; end
327 6'd43: begin IDOP='SLTU; IDATTR='WRITE_RD; end
328
329 endcase
330 6'd01: case ( IDRT )
331 6'd00: begin IDOP='BLTZ; IDATTR='BRANCH; end
332 6'd01: begin IDOP='BGEZ; IDATTR='BRANCH; end
333 6'd02: begin IDOP='BLTZL; IDATTR='BRANCH_LIKELY; end
334 6'd03: begin IDOP='BGEZL; IDATTR='BRANCH_LIKELY; end
335 6'd16: begin IDOP='BLTZAL; IDATTR='BRANCH | 'WRITE_RRA; end
336 6'd17: begin IDOP='BGEZAL; IDATTR='BRANCH | 'WRITE_RRA; end
337 6'd18: begin IDOP='BLTZALL; IDATTR='BRANCH_LIKELY | 'WRITE_RRA; end
338 6'd19: begin IDOP='BGEZALL; IDATTR='BRANCH_LIKELY | 'WRITE_RRA; end
339
340 endcase
341 6'd02: begin IDOP='J; IDATTR='BRANCH; end
342 6'd03: begin IDOP='JAL; IDATTR='BRANCH | 'WRITE_RRA; end
343 6'd04: begin IDOP='BEQ; IDATTR='BRANCH; end
344 6'd05: begin IDOP='BNE; IDATTR='BRANCH; end
345 6'd06: begin IDOP='BLEZ; IDATTR='BRANCH; end
346 6'd07: begin IDOP='BGTZ; IDATTR='BRANCH; end
347 6'd08: begin IDOP='ADDI; IDATTR='WRITE_RT; end
348 6'd09: begin IDOP='ADDIU; IDATTR='WRITE_RT; end
349 6'd10: begin IDOP='SLTI; IDATTR='WRITE_RT; end
350 6'd11: begin IDOP='SLTIU; IDATTR='WRITE_RT; end
351 6'd12: begin IDOP='ANDI; IDATTR='WRITE_RT; end
352 6'd13: begin IDOP='ORI; IDATTR='WRITE_RT; end
353 6'd14: begin IDOP='XORI; IDATTR='WRITE_RT; end
354 6'd15: begin IDOP='LUI; IDATTR='WRITE_RT; end
355
356 6'd16:
357 if (IDRS == 6'd00) begin IDOP='MFC0; IDATTR='WRITE_RT; end
358 else if (IDRS == 6'd04) begin IDOP='MTC0; IDATTR='WRITE_CP0; end
359 else if (IDRS == 6'd16 && inst_ir[5:0] == 6'd24)
360 begin IDOP='ERET; IDATTR='BRANCH_ERET; end
361 6'd20: begin IDOP='BEQL; IDATTR='BRANCH_LIKELY; end
362 6'd21: begin IDOP='BNEL; IDATTR='BRANCH_LIKELY; end

```

code.txt

4/9

Oct 05, 11 18:50

code.txt

Page 9/17

```

360      6'd22: begin IDOP='BLEZL____; IDATTR='BRANCH_LIKELY; end
361      6'd23: begin IDOP='BGTZL____; IDATTR='BRANCH_LIKELY; end
362      6'd28: begin IDOP='MUL____; IDATTR='WRITE_RD; end
363      6'd32: begin IDOP='LB____; IDATTR='WRITE_RT 'LOAD_1B; end
364      6'd33: begin IDOP='LH____; IDATTR='WRITE_RT 'LOAD_2B; end
365      6'd34: begin IDOP='LWL____; IDATTR='WRITE_RT 'LOAD_4B_UNALIGN; end
366      6'd35: begin IDOP='LW____; IDATTR='WRITE_RT 'LOAD_4B_ALIGN; end
367      6'd36: begin IDOP='LBU____; IDATTR='WRITE_RT 'LOAD_1B; end
368      6'd37: begin IDOP='LHU____; IDATTR='WRITE_RT 'LOAD_2B; end
369      6'd38: begin IDOP='LWR____; IDATTR='WRITE_RT 'LOAD_4B_UNALIGN; end
370      6'd40: begin IDOP='SB____; IDATTR='STORE_1B; end
371      6'd41: begin IDOP='SH____; IDATTR='STORE_2B; end
372      6'd42: begin IDOP='SWL____; IDATTR='STORE_4B_UNALIGN; end
373      6'd43: begin IDOP='SW____; IDATTR='STORE_4B_ALIGN; end
374      6'd46: begin IDOP='SWR____; IDATTR='STORE_4B_UNALIGN; end
375  endcase
376  end
377
378  always @( posedge CLK or negedge RST_X ) begin
379    if(!RST_X) {inst_rt, inst_rd, inst_shamt, inst_imm, inst_addr, inst_attr, inst_op} <= 0;
380    else if(CPUEXE && state=='CPU_ID') begin
381      inst_rt <= IDRT;
382      inst_rd <= IDRD;
383      inst_shamt <= IDSHAMT;
384      inst_imm <= IDIMM;
385      inst_addr <= IDADDR;
386      inst_attr <= IDATTR;
387      inst_op <= IDOP;
388    end
389  end
390
391  /******
392  /* Mips: register file access
393  /******
394  assign GPRNUM0 = (state=='CPU_ID') ? IDRS : inst_dst; // use IDRS if reg_read else write to inst_dst
395  assign GPRNUM1 = (state=='CPU_ID') ? IDRT : 'd7; // use IDRT if reg_read else SYSCALL $7<=0
396  assign CPRNUM = IDRD;
397  assign RFDST = ((inst_attr & 'WRITE_RD') || (inst_attr & 'WRITE_RD_COND')) ? inst_rd :
398    (inst_attr & 'WRITE_RT') ? inst_rt :
399    (inst_attr & 'WRITE_RRA') ? 'd31 : (inst_attr & 'SYSTEM_CALL') ? 'd2 : 'd0;
400
401  always @( posedge CLK or negedge RST_X ) begin
402    if(!RST_X) {inst_rrs, inst_rrt, inst_cpr, inst_dst} <= 0;
403    else if(CPUEXE && state=='CPU_RF') begin
404      inst_rrs <= GPRREADDT0;
405      inst_rrt <= GPRREADDT1;
406      inst_cpr <= CPRREADDT;
407      inst_dst <= RFDST;
408    end
409  end
410
411  assign DIVMULINIT = (CPUEXE && state=='CPU_RF'); // start signal for div & mul
412
413  /******
414  /* Mips: execute
415  /******
416  function [3:0] MASKUA; // MASK_UN_ALIGN
417    input [24:0] eaddr;
418    input left;
419    MASKUA = (left)? 4'b1111 << (3 - eaddr[1:0]) : 4'b1111 >> eaddr[1:0];
420  endfunction
421
422  assign SET32I = (inst_imm[15]) ? {16'hffff, inst_imm} : {16'h0000, inst_imm};
423  assign SETADI = SET32I[ADDR];
424  assign RRT_S = inst_rrt;
425  assign RRS_U = inst_rrs;
426  assign RRT_U = inst_rrt;
427  assign EXSIGNED = (inst_op == 'MULT____ || inst_op == 'DIV____);
428
429  always @(DUBUSY or DURSILT or MUBUSY or MURSILT or inst_shamt or inst_addr or
430    inst_op or inst_pc or inst_rrs or inst_rrt or SET32I or SETADI or
431    RRT_S or RRS_U or RRT_U or hi or lo or inst_cpr) begin
432    EXRSLT = 0;
433    EXRSLTHI = 0;
434    EXNPC = 0;
435    EXC = 0;
436    EXEADDR = 0;
437    EXMASK = 0;
438    EXDATAEXT = 0;
439    EXBUSY = 0;
440    case ( inst_op )
441      'SYSCALL : begin EXRSLT = 1; end
442      'ERET : begin EXRSLT = 1; end
443      'NOP : begin EXRSLT = 1; end
444      'SLL : begin EXRSLT = RRT_U << inst_shamt; end
445      'SRL : begin EXRSLT = RRT_U >> inst_shamt; end
446      'SRA : begin EXRSLT = RRT_S >> inst_shamt; end
447      'SLLV : begin EXRSLT = RRT_U << RRS_U[4:0]; end
448      'SRLV : begin EXRSLT = RRT_U >> RRS_U[4:0]; end
449      'SRV : begin EXRSLT = RRT_S >> RRS_U[4:0]; end

```

Wednesday October 05, 2011

Oct 05, 11 18:50

code.txt

Page 10/17

```

450    'JR : begin EXNPC = RRS_U; EXC = 1; end
451    'JR_HB : begin EXNPC = RRS_U; EXC = 1; end
452    'JALR : begin EXRSLT = inst_pc + 8; EXNPC = RRS_U; EXC = 1; end
453    'JALR_HB : begin EXRSLT = inst_pc + 8; EXNPC = RRS_U; EXC = 1; end
454    'MOVZ : begin EXRSLT = RRS_U; EXC = 1; end
455    'MOVM : begin EXRSLT = RRS_U; EXC = (RRT_U == 0); end
456    'MFHI : begin EXRSLT = hi; EXC = (RRT_U != 0); end
457    'MTHI : begin EXRSLTHI = RRS_U; end
458    'MFLO : begin EXRSLT = lo; end
459    'MTLO : begin EXRSLT = RRS_U; end
460    'MULT : begin {EXRSLTHI, EXRSLT} = MURSILT; EXBUSY = MUBUSY; end
461    'MULTU : begin {EXRSLTHI, EXRSLT} = MURSILT; EXBUSY = MUBUSY; end
462    'MUL : begin {EXRSLTHI, EXRSLT} = MURSILT; EXBUSY = MUBUSY; end
463    'DIV : begin {EXRSLTHI, EXRSLT} = (RRT_U) ? DURSILT : 0; EXBUSY = DUBUSY; end
464    'DIVU : begin {EXRSLTHI, EXRSLT} = (RRT_U) ? DURSILT : 0; EXBUSY = DUBUSY; end
465    'ADD : begin EXRSLT = RRS_U + RRT_U; end
466    'ADDU : begin EXRSLT = RRS_U + RRT_U; end
467    'SUB : begin EXRSLT = RRS_U - RRT_U; end
468    'SUBU : begin EXRSLT = RRS_U - RRT_U; end
469    'AND : begin EXRSLT = RRS_U & RRT_U; end
470    'OR : begin EXRSLT = RRS_U | RRT_U; end
471    'XOR : begin EXRSLT = RRS_U ^ RRT_U; end
472    'NOR : begin EXRSLT = ~(RRS_U | RRT_U); end
473    'SLT : begin EXRSLT = (RRS_U[31] ^ RRT_U[31]) ? RRS_U[31] :
474      (RRS_U < RRT_U) ? 1 : 0; end
475    'SLTU : begin EXRSLT = (RRS_U < RRT_U) ? 32'h1 : 32'h0; end
476    'BLTZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; end
477    'BGEZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = ~RRS_U[31]; end
478    'BLTZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; end
479    'BGEZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = ~RRS_U[31]; end
480    'BLTZAL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; end
481    'BGEZAL : begin EXNPC = inst_pc + 8; end
482    'BGEZAL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = ~RRS_U[31]; end
483    'BLTZALL : begin EXNPC = inst_pc + 8; end
484    'BLTZALL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = RRS_U[31]; end
485    'BGEZALL : begin EXNPC = inst_pc + 8; end
486    'BGEZALL : begin EXNPC = inst_pc + (SETADI << 2) + 4; EXC = ~RRS_U[31]; end
487    'J : begin EXRSLT = inst_pc + 8; end
488    'JAL : begin EXNPC = (inst_pc & 32'hf0000000) | (inst_addr << 2); EXC = 1; end
489    'JAL : begin EXNPC = (inst_pc & 32'hf0000000) | (inst_addr << 2); EXC = 1; end
490    'BEQ : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
491    'BEQ : begin EXC = (RRS_U == RRT_U); end
492    'BEQL : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
493    'BNE : begin EXC = (RRS_U == RRT_U); end
494    'BNE : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
495    'BNEL : begin EXC = (RRS_U != RRT_U); end
496    'BNEL : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
497    'BLEZ : begin EXC = (RRS_U != RRT_U); end
498    'BLEZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
499    'BLEZL : begin EXC = ( RRS_U[31] || (RRS_U == 0) ) ? 1 : 0; end
500    'BLEZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
501    'BGTZ : begin EXC = ( RRS_U[31] || (RRS_U == 0) ) ? 1 : 0; end
502    'BGTZ : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
503    'BGTZL : begin EXC = (~RRS_U[31] && (RRS_U != 0)) ? 1 : 0; end
504    'BGTZL : begin EXNPC = inst_pc + (SETADI << 2) + 4; end
505    'BGTZL : begin EXC = (~RRS_U[31] && (RRS_U != 0)) ? 1 : 0; end
506    'ADDI : begin EXRSLT = RRS_U + SET32I; end
507    'ADDI : begin EXRSLT = RRS_U + SET32I; end
508    'ADDIU : begin EXRSLT = RRS_U + SET32I; end
509    'SLTI : begin EXRSLT = (RRS_U[31] ^ inst_imm[15]) ? RRS_U[31] :
510      (RRS_U < SET32I) ? 1 : 0; end
511    'SLTIU : begin EXRSLT = (RRS_U < SET32I) ? 1 : 0; end
512    'ANDI : begin EXRSLT = RRS_U & {16'h0, inst_imm}; end
513    'ORI : begin EXRSLT = RRS_U | {16'h0, inst_imm}; end
514    'XORI : begin EXRSLT = RRS_U ^ {16'h0, inst_imm}; end
515    'LUI : begin EXRSLT = {inst_imm, 16'h0}; end
516    'MFC0 : begin EXRSLT = inst_cpr; end
517    'MTC0 : begin EXRSLT = RRT_U; end
518    'LW : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b1111; end
519    'LW : begin EXEADDR = 0; end
520    'LB : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0001; end
521    'LB : begin EXEADDR = 0; end
522    'LBU : begin EXEADDR = RRS_U + SETADI; EXDATAEXT = 2'b11; end
523    'LBU : begin EXEADDR = 0; EXMASK = 4'b0001; end
524    'LH : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0011; end
525    'LH : begin EXEADDR = 0; EXDATAEXT = 2'b10; end
526    'LHU : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0011; end
527    'LHU : begin EXEADDR = 0; end
528    'LWL : begin EXEADDR = RRS_U + SETADI - 3; EXMASK = MASKUA(RRS_U + SETADI,1); end
529    'LWL : begin EXEADDR = RRT_U; end
530    'LWR : begin EXEADDR = RRS_U + SETADI; EXMASK = MASKUA(RRS_U + SETADI,0); end
531    'SWR : begin EXEADDR = RRT_U; end
532    'SWR : begin EXEADDR = RRS_U + SETADI; EXMASK = MASKUA(RRS_U + SETADI,0); end
533    'SWL : begin EXEADDR = RRT_U; end
534    'SWL : begin EXEADDR = RRS_U + SETADI - 3; EXMASK = MASKUA(RRS_U + SETADI,1); end
535    'SB : begin EXEADDR = RRT_U; end
536    'SB : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0001; end
537    'SH : begin EXRSLT = RRT_U; end
538    'SH : begin EXEADDR = RRS_U + SETADI; EXMASK = 4'b0011; end
539    'SH : begin EXRSLT = RRT_U; end

```

code.txt

5/9

Oct 05, 11 18:50

code.txt

Page 11/17

```

540      'SW_____ : begin EXEADDR  = RRS_U + SETADI;      EXMASK = 4'b1111;
541                  EXRSLT   = RRT_U;                      end
542      default    : begin end
543      endcase
544      end
545
546      always @( posedge CLK or negedge RST_X ) begin
547          if (!RST_X)
548              {inst_rslt, inst_rslthi, inst_eaddr, inst_cond, inst_npc, inst_datamask} <= 0;
549          else if (CPUEXE && state=='CPU_EX ) begin
550              inst_rslt  <= EXRSLT;
551              inst_rslthi <= EXRSLTHI;
552              inst_eaddr <= EXEADDR;
553              inst_cond  <= EXC;
554              inst_npc   <= EXNPC;
555              inst_datamask <= EXMASK;
556          end else if (CPUEXE && state >= 'CPU_MA0 && state <= 'CPU_MA2) begin
557              inst_eaddr  <= inst_eaddr + 1;
558          end
559      end
560
561      /* Mips:: memory access */
562      /* Mips:: memory store */
563      assign DATA_OUT = (state == 'CPU_MA0) ? inst_rslt[ 7: 0] :
564                          (state == 'CPU_MA1) ? inst_rslt[15: 8] :
565                          (state == 'CPU_MA2) ? inst_rslt[23:16] :
566                          (state == 'CPU_MA3) ? inst_rslt[31:24] : 0;
567
568      assign WE        = (CPUEXE && (inst_attr & 'STORE_ANY) &&
569                          ((state == 'CPU_MA0 && inst_datamask[0]) ||
570                           (state == 'CPU_MA1 && inst_datamask[1]) ||
571                           (state == 'CPU_MA2 && inst_datamask[2]) ||
572                           (state == 'CPU_MA3 && inst_datamask[3])));
573
574      always @( posedge CLK or negedge RST_X ) begin // memory load
575          if (!RST_X) inst_loaddata <= 0;
576          else if (CPUEXE)
577              if (state == 'CPU_MA1) inst_loaddata[ 7: 0] <= DATA_IN;
578              else if (state == 'CPU_MA2) inst_loaddata[15: 8] <= DATA_IN;
579              else if (state == 'CPU_MA3) inst_loaddata[23:16] <= DATA_IN;
580              else if (state == 'CPU_MA4) inst_loaddata[31:24] <= DATA_IN;
581          end
582
583      /* Mips:: write back */
584      /* Mips:: write back */
585      assign MALOADDATARAW = inst_loaddata[31:0];
586      assign MALOADMASK = {{8{inst_datamask[3]}}, {8{inst_datamask[2]}},
587                          {8{inst_datamask[1]}}, {8{inst_datamask[0]}}};
588      assign MALOADDATA = (EXDATAEXT[0]) ? {{24{MALOADDATARAW[ 7]}}, MALOADDATARAW[ 7:0] :
589                          (EXDATAEXT[1]) ? {{16{MALOADDATARAW[15]}}, MALOADDATARAW[15:0] :
590                          (MALOADDATARAW & MALOADMASK) | (inst_rslt & ~MALOADMASK);
591
592      assign GPRWE0 = ((CPUEXE && state=='CPU_WB && ~CPEXCOCUR) &&
593                      ~(inst_attr & 'WRITE_RD_COND) && inst_cond==0));
594      assign GPRWE1 = ((CPUEXE && state=='CPU_WB && ~CPEXCOCUR) && (inst_attr & 'SYSTEM_CALL));
595      assign CPRWE  = ((CPUEXE && state=='CPU_WB && ~CPEXCOCUR) && (inst_attr & 'WRITE_CP0));
596      assign GPRWRITEDT0 = (inst_attr & 'LDST) ? MALOADDATA : inst_rslt;
597      assign GPRWRITEDT1 = 32'h0; // 2nd write port is just for SYSCALL (REG_A3 <= 0)
598      assign CPRWRITEDT  = inst_rslt;
599
600      always @( posedge CLK or negedge RST_X ) begin
601          if(!RST_X) {hi, lo} <= 0;
602          else if (CPUEXE && state=='CPU_WB && ~CPEXCOCUR) begin
603              if(inst_attr & 'WRITE_HI) hi <= inst_rslthi;
604              if(inst_attr & 'WRITE_LO) lo <= inst_rslt;
605          end
606      end
607
608      /* Mips:: setnpc() */
609      /* Mips:: setnpc() */
610      assign CPEXCSET = (CPUEXE && state=='CPU_EX && (inst_attr & 'SYSTEM_CALL));
611      assign CPEXCCLR = (CPUEXE && state=='CPU_EX && (inst_attr & 'BRANCH_ERET));
612      assign CPEXCACK = (CPUEXE && state=='CPU_WB && CPEXCOCUR);
613      assign CPEXCCEPC = (exec_delay) ? pc - 4 : pc;
614      assign CPEXCBD  = exec_delay;
615
616      always @( posedge CLK or negedge RST_X ) begin
617          if(!RST_X) {pc, delay_npc, exec_delay} <= 0;
618          else if (CPUEXE && state == 'CPU_WB) begin
619              if (CPEXCOCUR) begin
620                  pc <= CPEXCNPC;
621                  exec_delay <= 0;
622              end else if( exec_delay ) begin
623                  pc <= delay_npc;
624              end
625          end
626      end

```

Oct 05, 11 18:50

code.txt

Page 12/17

```

630      delay_npc <= 0;
631      exec_delay <= 0;
632      end else if ((inst_attr & 'BRANCH) || (inst_attr & 'BRANCH_LIKELY)) && inst_cond ) begin
633          pc <= pc + 4;
634          delay_npc <= inst_npc;
635          exec_delay <= 1;
636      end else if (inst_attr & 'BRANCH_ERET) begin
637          pc <= CPEXCNPC;
638      end else if( (inst_attr & 'BRANCH_LIKELY) && !inst_cond ) begin
639          pc <= pc + 8;
640      end else begin
641          pc <= pc + 4;
642      end
643      end
644      endmodule
645
646      /* Mips:: setnpc() */
647      /* Mips:: setnpc() */

```

Oct 05, 11 18:50

code.txt

Page 13/17

```

file name: init.v
1  /******
2  /* MieruPC2010: Program Loader                               ArchLab. TOKYO TECH */
3  /******
4  `include "../rtl/define.v"
5  `default_nettype none
6
7  /* Program Loader: Initialize the main memory, copy memory image to SRAM */
8  /******
9  module PROGLOADER (CLK, RST_X, ADDR, DATA_OUT, WE, DATA_IN, DONE);
10     input          CLK, RST_X;
11     input [7:0]    DATA_IN;
12     output [ADDR]  ADDR;
13     output [7:0]   DATA_OUT;
14     output         WE, DONE;
15
16     reg [ADDR]     ADDR, writeaddr;
17     reg [7:0]      DATA_OUT;
18     reg            WE, DONE;
19
20     reg [3:0]      phase;
21     reg [10:0]     block;
22     reg [26:0]     timeout;
23     reg [1:0]      cnt;
24
25     always @(posedge CLK or negedge RST_X) begin
26         if (!RST_X) begin
27             timeout <= 0;
28             DONE <= 0;
29         end else if (!DONE) begin
30             timeout <= timeout + 1;
31             DONE <= (phase == 8 || timeout == 100000000);
32         end
33     end
34
35     always @(posedge CLK or negedge RST_X) begin
36         if(!RST_X) begin
37             ADDR <= 0;
38             writeaddr <= 0;
39             DATA_OUT <= 0;
40             WE <= 0;
41             phase <= 0;
42             block <= 'MMC_START_BLOCK;
43             cnt <= 0;
44         end else if (!DONE) begin
45             if (phase == 0) begin // write block address
46                 ADDR <= 'h800109;
47                 DATA_OUT <= {block[6:0], 1'b0};
48                 WE <= 1;
49                 phase <= 1;
50             end else if (phase == 1) begin
51                 ADDR <= 'h80010a;
52                 DATA_OUT <= {4'h0, block[10: 7]};
53                 WE <= 1;
54                 phase <= 2;
55             end else if (phase == 2) begin
56                 ADDR <= 'h80010b;
57                 DATA_OUT <= 0;
58                 WE <= 1;
59                 phase <= 3;
60             end else if (phase == 3) begin // wait for ready signal
61                 ADDR <= 'h800108;
62                 WE <= 0;
63                 phase <= (cnt == 3) ? 4 : phase;
64                 cnt <= cnt + 1;
65             end else if (phase == 4) begin
66                 phase <= (DATA_IN == 8'h01) ? 5 : phase;
67             end else if (phase == 5) begin // copy to main memory
68                 ADDR <= 'h800200 + writeaddr[8:0];
69                 WE <= 0;
70                 phase <= (cnt == 1) ? 6 : phase;
71                 cnt <= (cnt == 1) ? 0 : 1;
72             end else if (phase == 6) begin
73                 ADDR <= writeaddr;
74                 writeaddr <= writeaddr + 1;
75                 DATA_OUT <= DATA_IN;
76                 WE <= 1;
77                 phase <= (writeaddr[8:0] == 9'hfff) ? 7 : 5;
78             end else if (phase == 7) begin // increment block
79                 WE <= 0;
80                 block <= block + 1;
81                 phase <= (block == 'MMC_LAST_BLOCK) ? 8 : 0;
82             end
83         end
84     end
85 endmodule
86
87 /******

```

Wednesday October 05, 2011

code.txt

Page 14/17

```

file name: iocon.v
1  /******
2  /* MieruPC2010                               ArchLab. TOKYO TECH */
3  /******
4  `include "../rtl/define.v"
5  `default_nettype none
6
7  /** I/O Controller */
8  /*******
9  module IOCON(CLK, RST_X, KEY_CLK, KEY_IN, LCD, GPIO, ADDR, DATA_IN, DATA_OUT, WE, MEM_WE, MEM_Q,
10     input          MMC_CSX, MMC_DIN, MMC_DOUT, MMC_SCLK, SW, GPI);
11     input          CLK, RST_X, GPI; // clock & reset
12     input          KEY_CLK, KEY_IN; // keyboard block and keyboard data
13     input [ADDR]  ADDR;
14     input [7:0]   DATA_OUT;
15     input         WE;
16     input [7:0]   MEM_Q;
17     input         MMC_DOUT;
18     input [2:0]   SW;
19     output        LCD;
20     output [7:0]  DATA_IN;
21     output        MEM_WE;
22     output        MMC_CSX, MMC_DIN, MMC_SCLK;
23     inout [15:0]  GPIO;
24
25     wire           kbcon_ack;
26     reg            kbcon_busy;
27     wire [7:0]     vk_on;
28     wire [7:0]     vk_off;
29     wire           lcd_rdy, lcd_txd;
30     reg [7:0]      lcd_val;
31     reg            lcd_we;
32     wire [31:0]    counter;
33
34     reg            ior_we;
35     reg [5:0]      ior_ain;
36     reg [31:0]     ior_din;
37     wire [31:0]    ior_dout;
38     wire [7:0]     ior_q;
39
40     wire [8:0]      cc_ram_addr, cr_addr;
41     wire [7:0]      cc_ram_d, cr_din, cr_dout;
42     wire            cc_ram_we, cc_we, cc_rdy, cr_we;
43     reg            cc_dirty;
44     wire [22:0]     cc_block;
45
46     wire targ_kc = (ADDR >> 1 == 'h400080); // 'h800100 - 'h800101, Keyboard
47     wire targ_cc = (ADDR >> 2 == 'h200043); // 'h80010c - 'h80010f, 1kHz Counter
48     wire targ_cr = (ADDR >> 2 == 'h200042); // 'h800108 - 'h80010b, MMC Control
49     wire targ_cr = (ADDR >> 9 == 'h4001); // 'h800200 - 'h8003ff, MMC Data
50
51     /******
52     gpiocon gpiocon(CLK, RST_X, GPIO, WE, ADDR, DATA_OUT[0]);
53     counter1kHz cnt1kHz(.CLK(CLK), .RST_X(RST_X), .CNT_OUT(counter));
54
55     /* Keyboard controller */
56     /******
57     // kbcon_mieru kcb(.CLK(CLK), .RST_X(RST_X), .KEY_CLK(KEY_CLK), .KEY_IN(KEY_IN), .ACK(kbcon_ack),
58     // .VK_ON(vk_on), .VK_OFF(vk_off));
59
60     assign kbcon_ack = (ADDR == 'h800100) && kbcon_busy;
61
62     always @(posedge CLK or negedge RST_X) begin
63         if (!RST_X) kbcon_busy <= 0;
64         else if (ior_ain == 0 && ior_we) kbcon_busy <= (ior_din != 0);
65     end
66
67     /* LCD controller */
68     /******
69     // lcdcon lc(.CLK(CLK), .RST_X(RST_X), .VALUE(lcd_val), .WE(lcd_we), .TXD(lcd_txd), .READY(lcd_rdy));
70
71     assign LCD = ~lcd_txd;
72
73     always @(posedge CLK or negedge RST_X) begin
74         if (!RST_X) begin
75             lcd_val <= 0;
76             lcd_we <= 0;
77         end else begin
78             lcd_val <= DATA_OUT;
79             lcd_we <= WE & (ADDR == 'h800104);
80         end
81     end
82
83     /* MMC Controller & MMC Sector RAM */
84     /******
85     mmccon mmccon(.CLK(CLK), .RST_X(RST_X),
86         .MMC_CSX(MMC_CSX), .MMC_DIN(MMC_DIN), .MMC_DOUT(MMC_DOUT), .MMC_SCLK(MMC_SCLK),
87         .RAM_ADDR(cc_ram_addr), .RAM_D(cc_ram_d), .RAM_WE(cc_ram_we), .RAM_Q(cc_rdy),
88         .RAM_DIRTY(cc_dirty), .CORE_WE(cc_we), .CORE_D(DATA_OUT), .CORE_ADDR(ADDR[1:0]),
89         .BLOCK(cc_block), .READY(cc_rdy));

```

code.txt

7/9

Oct 05, 11 18:50

code.txt

Page 15/17

```

90
91 mmcram mmcr (.CLK(CLK), .WE(cr_we), .ADDR(cr_addr), .DIN(cr_din), .DOUT(cr_dout));
92
93 assign cc_we = WE & targ_cc;
94 assign cr_we = (cc_rdy) ? WE & targ_cr : cc_ram_we;
95 assign cr_addr = (cc_rdy) ? ADDR[8:0] : cc_ram_addr;
96 assign cr_din = (cc_rdy) ? DATA_OUT : cc_ram_d;
97 always @(posedge CLK or negedge RST_X) begin
98   if (!RST_X) cc_dirty <= 0;
99   else if (cc_ram_we) cc_dirty <= 0;
100  else if (WE & targ_cr) cc_dirty <= 1;
101 end
102
103 /*****
104 ioram ior(.CLK(CLK), .WE(ior_we),
105   .AIN(ior_ain), .DIN(ior_din), .AOUT(ADDR[7:2]), .DOUT(ior_dout));
106
107 reg [2:0] ior_state;
108 always @(posedge CLK or negedge RST_X) begin
109   if (!RST_X) ior_state <= 0;
110   else ior_state <= (lcd_we) ? 1 : (WE & targ_cc) ? 2 : ior_state + 1;
111 end
112
113 always @(ior_state or vk_off or vk_on or targ_kc or lcd_rdy or cc_block or cc_rdy or
114   cc_dirty or counter or targ_cnt or GPIO) begin
115   ior_we = 1;
116   if (ior_state == 0) begin
117     ior_ain = 6'h00; // 0x800100
118     ior_din = {16'h0000, vk_off, vk_on};
119     ior_we = ~targ_kc; // don't update while reading
120   end else if (ior_state == 1) begin
121     ior_ain = 6'h01; // 0x800104, LCD
122     ior_din = {31'b0, lcd_rdy};
123   end else if (ior_state == 2) begin
124     ior_ain = 6'h02; // 0x800108, MMC control
125     ior_din = {cc_block, 7'h00, cc_dirty, cc_rdy};
126   end else if (ior_state == 3) begin
127     ior_ain = 6'h03; // 0x80010c, 1kHz counter
128     ior_din = counter;
129     ior_we = ~targ_cnt; // don't update while reading
130   end else if (ior_state == 4) begin
131     ior_ain = 6'h3c; // 0x8001f0, GPIO
132     ior_din = {7'b0, GPIO[ 3], 7'b0, GPIO[ 2], 7'b0, GPIO[ 1], 7'b0, GPIO[ 0]};
133   end else if (ior_state == 5) begin
134     ior_ain = 6'h3d; // 0x8001f4, GPIO
135     ior_din = {7'b0, GPIO[ 7], 7'b0, GPIO[ 6], 7'b0, GPIO[ 5], 7'b0, GPIO[ 4]};
136   end else if (ior_state == 6) begin
137     ior_ain = 6'h3e; // 0x8001f8, GPIO
138     ior_din = {7'b0, GPIO[11], 7'b0, GPIO[10], 7'b0, GPIO[ 9], 7'b0, GPIO[ 8]};
139   end else if (ior_state == 7) begin
140     ior_ain = 6'h3f; // 0x8001fc, GPIO
141     ior_din = {7'b0, GPI, 7'b0, SW[ 2], 7'b0, SW[ 1], 7'b0, SW[ 0]};
142   end
143 end
144
145 reg [1:0] byte_select;
146 reg targr_io, targr_mm;
147 always @(posedge CLK or negedge RST_X) begin
148   if (!RST_X) begin
149     targr_io <= 0;
150     targr_mm <= 0;
151     byte_select <= 0;
152   end else begin
153     targr_io <= (ADDR >> 8 == 'h8001); // 0x800100 - 0x8001ff
154     targr_mm <= targ_cr; // 0x800200 - 0x8003ff
155     byte_select <= ADDR[1:0];
156   end
157 end
158
159 assign ior_q = (byte_select==0) ? ior_dout[7:0] :
160   (byte_select==1) ? ior_dout[15:8] :
161   (byte_select==2) ? ior_dout[23:16] : ior_dout[31:24];
162
163 /*****
164 assign MEM_WE = WE && ((ADDR >> 19) == 0); // SRAM Write Enable, higher bits must be zero
165 assign DATA_IN = (targr_io) ? ior_q : // general memory mapped I/O, 0x800100 - 0x8001ff
166   (targr_mm) ? cr_dout : // MMC data, 0x800200 - 0x8003ff
167   MEM_Q; // SRAM data 0x000000 - 0x7fffff
168 endmodule
169
170 /*****
171 module counter1kHz(CLK, RST_X, CNT_OUT);
172 input CLK, RST_X;
173 output [31:0] CNT_OUT;
174
175 reg [31:0] CNT_OUT;
176 reg [15:0] cntwait;
177
178 always @(posedge CLK or negedge RST_X) begin
179   if (!RST_X) begin

```

Oct 05, 11 18:50

code.txt

Page 16/17

```

180 CNT_OUT <= 0;
181 cntwait <= 1;
182 end else begin
183   if(cntwait >= 'TIMER_CNT_WAIT) begin
184     CNT_OUT <= CNT_OUT + 1;
185     cntwait <= 1;
186   end
187   else cntwait <= cntwait + 1;
188 end
189 end
190 endmodule
191
192 /*****
193 module ioram(CLK, WE, AIN, DIN, AOUT, DOUT);
194 input CLK, WE;
195 input [5:0] AIN, AOUT;
196 input [31:0] DIN;
197 output [31:0] DOUT;
198
199 reg [31:0] DOUT;
200 reg [31:0] mem[0:63]; // 256B
201
202 always @(posedge CLK) begin // synthesis attribute ram_style of mem is block;
203   if (WE) mem[AIN] <= DIN;
204   DOUT <= mem[AOUT];
205 end
206 endmodule
207
208 /*****
209 module mmcram(CLK, WE, ADDR, DIN, DOUT);
210 input CLK, WE;
211 input [8:0] ADDR;
212 input [7:0] DIN;
213 output [7:0] DOUT;
214
215 reg [7:0] DOUT;
216 reg [7:0] mem[0:511]; // 512B
217
218 always @(posedge CLK) begin // synthesis attribute ram_style of mem is block;
219   if (WE) mem[ADDR] <= DIN;
220   DOUT <= mem[ADDR];
221 end
222 endmodule
223
224 /*****

```


Oct 05, 11 18:50

code.txt

Page 17/17

```
file name: MieruEmb.ucf
1 #####
2 # UCF file for MieruEMB System Board V1.1 2011-09-24 ArchLab. TOKYO TECH #
3 #####
4 ##### SYSTEM #####
5 NET CLK LOC="P36" ; PERIOD=40 Mhz ; #
6 NET ULED<0> LOC="P32" ; # D2 (Light Emitting Diode 2)
7 NET ULED<1> LOC="P33" ; # D3 (Light Emitting Diode 3)
8 NET ULED<2> LOC="P34" ; # D4 (Light Emitting Diode 4)
9 NET SW<0> LOC="P68" ; # SW1 (Switch 1)
10 NET SW<1> LOC="P70" ; # SW2 (Switch 2)
11 NET SW<2> LOC="P71" ; # SW3 (Switch 3)
12 NET GPIO<0> LOC="P40" ; # General Purpose I/O
13 NET GPIO<1> LOC="P35" ; # General Purpose I/O / ULED[3]
14 NET GPI LOC="P38" ; # General Purpose Input
15 ##### On board SRAM #####
16 NET SRAM_A<0> LOC="P10" ; #
17 NET SRAM_A<1> LOC="P9" ; #
18 NET SRAM_A<2> LOC="P5" ; #
19 NET SRAM_A<3> LOC="P4" ; #
20 NET SRAM_A<4> LOC="P3" ; #
21 NET SRAM_A<5> LOC="P91" ; #
22 NET SRAM_A<6> LOC="P90" ; #
23 NET SRAM_A<7> LOC="P86" ; #
24 NET SRAM_A<8> LOC="P85" ; #
25 NET SRAM_A<9> LOC="P84" ; #
26 NET SRAM_A<10> LOC="P78" ; #
27 NET SRAM_A<11> LOC="P79" ; #
28 NET SRAM_A<12> LOC="P83" ; #
29 NET SRAM_A<13> LOC="P11" ; #
30 NET SRAM_A<14> LOC="P12" ; #
31 NET SRAM_A<15> LOC="P23" ; #
32 NET SRAM_A<16> LOC="P27" ; #
33 NET SRAM_A<17> LOC="P26" ; #
34 NET SRAM_A<18> LOC="P24" ; #
35 NET SRAM_D<0> LOC="P2" | PULLDOWN ; #
36 NET SRAM_D<1> LOC="P98" | PULLDOWN ; #
37 NET SRAM_D<2> LOC="P95" | PULLDOWN ; #
38 NET SRAM_D<3> LOC="P94" | PULLDOWN ; #
39 NET SRAM_D<4> LOC="P15" | PULLDOWN ; #
40 NET SRAM_D<5> LOC="P16" | PULLDOWN ; #
41 NET SRAM_D<6> LOC="P17" | PULLDOWN ; #
42 NET SRAM_D<7> LOC="P18" | PULLDOWN ; #
43 NET SRAM_OE_X LOC="P22" ; #
44 NET SRAM_WE_X LOC="P92" ; #
45 #####
46 NET LCD LOC="P67" ; # P1
47 ##### MultiMediaCard #####
48 NET MMC_CS_X LOC="P41" ; #
49 NET MMC_DIN LOC="P42" ; #
50 NET MMC_SCLK LOC="P43" ; #
51 NET MMC_DOUT LOC="P47" | PULLUP ; #
52 ##### Mini-LCD (Liquid Crystal Display) #####
53 NET LCD_CS0 LOC="P48" ; #
54 NET LCD_CD LOC="P49" ; #
55 NET LCD_WR LOC="P53" ; #
56 NET LCD_RSTB LOC="P54" ; #
57 NET LCD_D<0> LOC="P57" ; #
58 NET LCD_D<1> LOC="P58" ; #
59 NET LCD_D<2> LOC="P60" ; #
60 NET LCD_D<3> LOC="P61" ; #
61 NET LCD_D<4> LOC="P62" ; #
62 NET LCD_D<5> LOC="P63" ; #
63 NET LCD_D<6> LOC="P65" ; #
64 NET LCD_D<7> LOC="P66" ; #
65 #####
```