10/28/2018

EEL 6764

HW 4

1 3.1

Assume code starts at Loop and not IO.

Instruction	Clock cycles
Loop	1+3=4
10	1+4=5
I1	1+10=11
12	1+3=4
13	1+2=3
14	1+2=3
15	1+1=2
16	1+0=1
17	1+0=1
18	1+0=1
19	1+1=2

Including the branch stall, total clock cycles for one iteration: 37

If we assume that the loop is operating at steady state, the total clock cycle for one iteration is only 36 cycles because the prediction scheme is predict-taken and the one-cycle branch delay slot will ensure that useful work (in the form of the fetching of an independent instruction) is done in the stall cycle.

3.2

Loop: fld f2,0(Rx) <stall>

4-4-11

<stall>

<stall>

10: fmul.d f2,f0,f2

<stall>

<stall>

<stall>

<stall>

I1: fdiv.d f8,f2,f0

12: fld f4,0(Ry)

<stall>

<stall>

<stall>

13: fadd.d f4,f0,f4

```
<stall>
<stall>
<stall>
<stall>
<stall>
14:
        fadd.d f10,f8,f2
15:
        fsd f4,0(Ry)
16:
        addi Rx,Rx,8
17:
        addi Ry,Ry,8
18:
        sub x20,x4,Rx
19:
        bnz x20,Loop
Assume branch prediction scheme is predict-taken and the one-cycle delay slot does not increase the total clock cycles.
Total clock cycles: 26 cycles
Loop: fld f2,0(Rx)
16:
        addi Rx,Rx,8
<stall>
<stall>
10:
        fmul.d f2,f0,f2
18:
        sub x20,x4,Rx
<stall>
<stall>
<stall>
11:
        fdiv.d f8,f2,f0
12:
        fld f4,0(Ry)
<stall>
<stall>
<stall>
13:
        fadd.d f4,f0,f4
<stall>
<stall>
15:
        fsd f4,0(Ry)
17:
        addi Ry,Ry,8
<stall>
        fadd.d f10,f8,f2
14:
```

3.5

19:

<stall>

bnz x20,Loop

3.6

Assume branch prediction scheme is predict-taken and the one-cycle delay slot does not increase the total clock cycles. Assume that we need to have 1 stall immediately after the branch for the latency to determine the branch outcome. There are multiple orderings/permutations of the moved instructions that will result in the same clock cycle count. However, this ordering will affect the unrolling process. It is difficult to create unrolled code with a minimum clock cycle count because of this dependence on the ordering of the original, unrolled code.

Total clock cycles: 23 cycles

b. Assume unrolling takes place with scheduling, as indicated in "Lecture 4 pipelining part 2" (slide 17). Assume we do not need to reassign registers to prevent collisions between the iterations (as indicated in 3.6c). Assume that we need to have 1 stall immediately after the branch for the latency to determine the branch outcome. Assume the branch instruction is considered as part of the n+1th instruction. Assume the addi instructions from the nth iteration whose outputs are used to reference memory can be deleted or replaced with stalls because we can address the n+1th iterations' memory accesses with offsets and then increment by twice the original value in the subsequent addi instruction for the n+1th iteration. For instructions whose outputs are not used to address memory, we do write the nth iterations' instructions, even if their outputs will be overwritten in the subsequent instruction. Assume that we do not need to reorder the instructions (to reduce the stalls) after performing the unrolling.

Loop: fld f2,0(Rx) fld f2,8(Rx) <stall> addi Rx,Rx,16 16: 10: fmul.d f2,f0,f2 10: fmul.d f2,f0,f2 18: sub x20,x4,Rx 18: sub x20,x4,Rx <stall> 11: fdiv.d f8,f2,f0 11: fdiv.d f8,f2,f0 12: fld f4,0(Ry) 12: fld f4,0(Ry) <stall> <stall> 13: fadd.d f4,f0,f4 13: fadd.d f4,f0,f4 <stall> fsd f4,0(Ry) 15: 15: fsd f4,8(Ry) 17: addi Ry,Ry,16 fadd.d f10,f8,f2 14: 14: fadd.d f10,f8,f2 19: bnz x20,Loop

<stall>

Original: 23 cycles/iteration

Unrolled: 25 cycles/2 iterations = 12.5 cycles/iteration

$$Speedup = \frac{23}{12.5}$$

$$Speedup = 1.84$$

3.11

Let "X" indicate a stall. Assume forwarding from writeback to instruction decode is not possible. Assume that when a data hazard is discovered in the ID stage, the pipeline always stalls through the writeback stage of instruction whose output is needed. Assume we can fetch the correct instruction in the stage immediately after the second execute stage of a branch.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Loop: lw	IF	ID	EX	MEM	MEM	MEM	WB																
x1,0(x2)																							
addi x1,x1,1		IF	ID	Х	Χ	Χ	Χ	EX	MEM	WB													
sw x1,0(x2)			IF	Х	Χ	Х	Χ	ID	Х	Χ	EX	MEM	MEM	MEM	WB								
addi x2,x2,4				Х	Χ	Х	Χ	IF	Х	Χ	ID	EX	Χ	Х	MEM	WB							
sub x4,x3,x2					Χ	Х	Χ	Χ	Х	Χ	IF	ID	Χ	Х	Х	Χ	EX	MEM	WB				
bnz x4,Loop						Х	Χ	Χ	Х	Х	Х	IF	Х	Х	Х	Χ	ID	Х	Χ	EX	EX	MEM	WB

a. If the Loop instruction were to begin immediately after the sub, the Loop instruction's instruction fetch would occur in clock cycle 12. Currently, with the overhead of the branch, the Loop instruction's instruction fetch begins in instruction 22.

$$22 \ cycles - 12 \ cycles = 10 \ cycles$$

Therefore, the branch overhead is 10 clock cycles.

b. If the Loop instruction were to begin immediately after the sub, the Loop instruction's instruction fetch would occur in clock cycle 12. If we are able to determine a backwards branch in the decode stage, the Loop instruction's instruction fetch would occur in clock cycle 20.

$$20 \ cycles - 12 \ cycles = 8 \ cycles$$

Therefore, the branch overhead is 8 clock cycles.

c. If the Loop instruction were to begin immediately after the sub, the Loop instruction's instruction fetch would occur in clock cycle 12. During a correct prediction, the Loop instruction's instruction fetch would occur in clock cycle 17.

$$17 \ cycles - 12 \ cycles = 5 \ cycles$$

Therefore, the branch overhead is 5 clock cycles.

2

a. Assume the Branch History Table has a size of 1.

Index	Bit Starting Value	Bit Ending Value	Prediction/Misprediction
1	0	1	Miss
2	1	1	Not miss
3	1	0	Miss
4	0	1	Miss
5	1	0	Miss
6	0	1	Miss

7	1	1	Not miss
8	1	1	Not miss
9	1	1	Not miss
10	1	0	Miss
11	0	1	Miss
12	1	1	Not miss
13	1	0	Miss

Mispredicted branches: 1,3,4,5,6,10,11,13

a. Assume the Branch History Table has a size of 1.

Index	Bit Starting Value	Bit Ending Value	Prediction/Misprediction
1	10	11	Not miss
2	11	11	Not miss
3	11	10	Miss
4	10	11	Not miss
5	11	10	Miss
6	10	11	Not miss
7	11	11	Not miss
8	11	11	Not miss
9	11	11	Not miss
10	11	10	Miss
11	10	11	Not miss
12	11	11	Not miss
13	11	10	Miss

Mispredicted branches: 3,5,10,13