

## Arch HW 6

1.) a.) CO: R, AC20  $\rightarrow$  CO.LO: (S, AC20, 20)

b.) CO: W, AC20  $\rightarrow$  CO.LO: (M, AC20, 80)  
 $\uparrow 80$  C3.LO: (I, AC20, 20)

c.) C3: W, AC20  $\rightarrow$  C3.LO: (M, AC20, 80)  
 $\uparrow 80$

d.) CI: R, AC10  $\rightarrow$  CI.L2: (S, AC10, 0010)

e.) CO: W, AC08  $\rightarrow$  CO.L1: (M, AC08, 48)  
 $\uparrow 48$  C3.L1: (I, AC08, 0008)

f.) CO: W, AC30  $\rightarrow$  CO.L2: (M, AC30, 78)  
 $\uparrow 78$  M: AC10  $\leftarrow$  0030

g.) C3: W, AC30  $\rightarrow$  C3.L2: (M, AC30, 78)  
 $\uparrow 78$

## Arch HW6

2.) a.) PO, 0 : read 100, ret 0010

b.) PO, 0.B0 : (S, 128, 0028)

LZ\$, 0.B0 : (DS, PO, 0, 128, 0028)

MIC[128] : (DM, CO, 0028)

PO, 0 : read 128, ret 0028

c.) PO, 0.B0 : (M, 128, 78)

LZ\$, 0.B0 : (DM, PO, 0, 128, 78)

MIC[128] : (DM, CO, 78)

d.) PO, 0.B0 : (S, 120, 0020)

LZ\$, 0.B0 : (DS, E, 120, 0020)

MIC[120] : (DS, CO, CI, 0020)

PO, 0 : read 120, ret 0020

e.) PO, 0.B0 : (S, 120, 0020)

PI, 0.B0 : (S, 120, 0020)

LZ\$, 0.B0 : (DS, E, 120, 0020)

MIC[120] : (DS, CO, CI, 0020)

PO, 0 : read 120, ret 0020

PI, 0 : read 120, ret 0020

f.) PO, 0.B0 : (I, 120, 0020)

PI, 0.B0 : (M, 120, 80)

P3, 1.B0 : (I, 120, 0020)

LZ\$, 0.B0 : (DM, E, 120, 80)

LZ\$, 1.B0 : (DI, P3, 1, 120, 0020)

MIC[120] : (DM, CO, CI, 80)

PO, 0 : read 120, ret 0020



## Arch HW 6

2.) Continued...

g.)  $P0, 0.B0 : (S, 120, 80)$   
 $P1, 0.B0 : (S, 120, 80)$   
 $P3, 1.B0 : (I, 120, 0020)$   
 $L2, 0.B0 : (DS, E, 120, 80)$   
 $L2, 1.B0 : (DI, P3, 1, 120, 0020)$   
 $M[120] : (DS, COCI, 80)$   
 $P0, 0 : \text{read } 120, \text{ret } 80$

h.)  $P0, 0.B0 : (I, 120, 80)$   
 $P1, 0.B0 : (M, 120, 90)$   
 $P3, 1.B0 : (I, 120, 0020)$   
 $L2, 0.B0 : (DS, E, 120, 90)$   
 $L2, 1.B0 : (DI, P3, 1, 120, 0020)$   
 $M[120] : (DM, COCI, 90)$

3.) a.)  $P0, 0 : \text{write } 100 \leftarrow 80 : \text{Write hit, } P0, 0$

b.)  $P0, 0 : \text{write } 108 \leftarrow 88 : \text{Write hit/upgrade, } P0, 0$   
 invalidate,  $P3, 1$

c.)  $P0, 0 : \text{write } 118 \leftarrow 90 : \text{Write miss, } P0, 0$   
 invalidate,  $P1, 0$

d.)  $P1, 0 : \text{write } 128 \leftarrow 98 : \text{Write miss, } P1, 0$

## Arch HWB

- 4.) The major change is not needing to access dirty blocks in another CPU's cache. So, in write-through you don't need to provide a forced write-back when reading. When mem is updated with write-through, CPU will always get the correct data. You don't need to check validity because write-through keeps it always up to date.