

HWZ

$$AMAT = HT + MR \cdot MP$$

B1 $HT = 1c$, $MP = 110c$, $RAM = 105c$ ^{CACHE Disabled}

a.) $MR = 3\% = 0.03$

$HR = 1 - 0.03 = 0.97$

$$AMAT = 0.97(1) + 0.03(110) = 0.97 + 3.3 = 4.27 \text{ cycles}$$

b.) $1GB = 10^9B = 10^6KB = 10^3MB$, $KB = 10^3B$

$\frac{64KB}{10^6KB} = 6.4 \times 10^{-5} = 0.000064$, $1 - 6.4 \times 10^{-5} = 0.999936$

$$AMAT = 0.000064(1) + 0.999936(110) = 109.993024 \approx 109.99 \text{ cycles}$$

c.) Without using locality, ~~the~~ using the cache is actually a little bit slower. So unless you are properly utilizing locality, it's better in this case not to use cache

d.) ~~HT vs RAM~~ $HT \text{ vs } RAM: A = 104c = G$

$RAM \text{ vs } MP: S_c = L$

$$105c = (1 - MR) \cdot 1c + 110c(MR)$$

$$105c = 1c - 1cMR + 110c(MR)$$

$$104c = 1cMR + 110cMR$$

$$104c = MR(111c)$$

$$MR = \frac{104c}{111c} = 0.9369 \approx 0.94 \approx 94\%$$

HW2

a.) Associative cache 64 B blks 512 B 2048 B

$$512/64 = 8 \text{ Blocks}$$

$$\cancel{2048/64} \quad 2048/64 = 32$$

Blks	Mem
0	m0 - m31
1	m0 - m31
2	" "
3	" "
4	" "
5	" "
6	" "
7	" "

b.)

Blks	Set	Mem
0-3	0	Even: m0, m2, ..., m30
4-7	1	Odd: m1, m3, ..., m31

Hz

$f = 1.1 \text{ GHz}$, $\text{CPI} = 1.35$, $\text{Load} = 20\%$, $\text{store} = 10\%$
 hit = no penalty L1, i/d cache = Direct Mapped 32KB

i cache = 2% miss rate & 32-byte block size

d cache = 5% miss rate & 16-byte block size

→ 95% of all writes have no stalls

L2 = 512 KB, unified, 64-byte block size, 15ns access time

→ L1 connection 128-bit bus @ 266MHz, 128-bit word/cycle
 → 80% satisfied without main mem (hit rate?)
 → 50% are dirty

Main Mem = 128-bit wide, 60ns, 133MHz, one per cycle

$$mp(L1) = h(L2) + mr(L2) \cdot mp(L2) = 15\text{ns} + 0.2(90) = 33\text{ns}$$

$$mp(L2) = 60\text{ns} + \left(\frac{4\text{c}}{160} \cdot \frac{1\text{ns}}{0.133\text{c}} = 30.0752\text{ns} \right) = 90.0752\text{ns}$$

$$64\text{B}(8) = 512\text{bits} / 128\text{b} = 4\text{cycles}$$

$$\text{one cycle} = \frac{133(10^6)\text{cycles}}{\text{Sec}} \cdot \frac{10^{-9}\text{sec}}{1\text{ns}} = \frac{133(10^3)\text{c}}{1\text{ns}} = \frac{133\text{cycles}}{1\text{ns}}$$

$$\text{AMAT}_i = h(L1) + mr(L1) \cdot mp(L1) = 0 + 0.02(33\text{ns}) = 0.66\text{ns}$$

$$h(L2) = \text{AccessTime}(L2) + \left(\frac{\text{BlockSize} \cdot \text{ns}}{\text{Bus Speed} \times 10^9} \right)$$

B5 a) Avg. mem access. time for I access?

$$mp(L1) = h(L2) + mr(L2) \cdot mp(L2)$$

$$mp(L2) = 60\text{ns} + \left(\frac{64\text{B} \cdot \text{ns}}{16\text{B} \cdot 133} \right) = 60\text{ns} + 30\text{ns} = 90\text{ns}$$

$$128\text{B}/8 = 16\text{B}$$

$$h(L2) = 15\text{ns} + \left(\frac{32\text{B} \cdot \text{ns}}{16\text{B} \cdot 266} = \frac{2\text{ns}}{.266} = 7.5\text{ns} \right) = 22.5\text{ns}$$

$$mp(L1) = \overset{\text{Hit}(L2)}{22.5\text{ns}} + \overset{\text{Miss}(L2)}{.2(90\text{ns})} + \overset{\text{MissWB}(L2)}{.2(.5)(90)} = 22.5 + 18 + 9 = 49.5$$

$$\text{AMAT}(L1) = 0\text{ns} + .02(49.5)\text{ns} = 0.99\text{ns}$$

$$b. h(L2) = 15\text{ns} + \left(\frac{16\text{B} \cdot \text{ns}}{16\text{B} \cdot 266} = 3.76\text{ns} \right) = 18.76\text{ns}$$

$$mp(L1d) = 18.76\text{ns} + .2(90\text{ns}) + .2(.5)(90) = 18.76 + 18 + 9 = 45.76$$

$$\text{AMAT}(L1d) = 0\text{ns} + 0.05(45.76) = 2.29\text{ns} \approx 2.3\text{ns}$$

$$c. h(L2) = 18.76\text{ns} \rightarrow \text{write to L2}$$

$$mp(L2) = 90\text{ns} \rightarrow \text{write to mem}$$

$$mp(L1) = 18.76\text{ns} + 90\text{ns} + .5(90\text{ns}) = 18.76 + 135\text{ns} = 153.76\text{ns}$$

$$\text{Total} = 0.05(153.76\text{ns}) = 7.688\text{ns} \approx 7.69\text{ns}$$

B5. d) $CPI = 1.35 + 0.2(2.3)(1.1) + 0.1(7.69)(1.1) +$
 $.99(1.1) = 3.7909 \approx \boxed{3.8}$

B9

HW 2

2.18 a)

$$\text{Way Pred} \\ H.T = .8(Z_c) + .2(3) = .16c + .6c = 2.2c \\ \text{Reg} \\ AMAT = 2.2c(.978) + 20(.022) = 2.5916 \approx 2.6c$$

$$\text{Reg} \\ AMAT = 3 + .0033(20) = 3 + .066 = 3.066 \approx 3.1c$$

Way Pred is less than 4-way

$$2.6c < 3.1c$$

$$c) AMAT_{\text{current}} \approx 3.1c$$

$$AMAT_{\text{4way}} = .8(2) + .2(15) + .0033(20) = 4.666 \approx 4.7c$$

Idk (if it's) IDK wtf they mean by pos or negative

$$\text{but Way pred is } (4.7c - 3.1c) = 1.6c$$

HW2

$$2.20 \text{ a)} \quad \text{with Out} = 120 \text{ c}$$
$$\text{With in} = 120 + 3(16) \text{ c} = 168 \text{ c}$$

b.) Depends on other factors, if miss rate were lower & hit time is ~~the~~ the same or faster than yes, it would be.

2.21 a) 16 bytes

$$b.) \text{ Non} = 16 \text{ b} / 4 \text{ c} = 4 \text{ b/c}$$

$$\text{Merge} = 8 \text{ b/c} = 8 \text{ b/c}$$

$$\text{Speedup} = 8/4 = \boxed{2 \times \text{Speedup}}$$

c.) Misses hold the cache up with blocking but don't with non-blocking.