Donanin Taninana Dilleri







Suhap SAHIN

4.1 Giris

Sematik Tasarım



4.1 Giris







Table 3.1	State	transition	table
-----------	-------	------------	-------

Current State S	T_A	uts T_B	Next State
S0	0	X	S1
S0	1	X	S0
S1	X	X	S2
S2	X	0	S3
S2	X	1	S2
S3	X	X	S0



$$L_{A1} = S_1$$

$$L_{A0} = \overline{S}_1 S_0$$

$$L_{B1} = \overline{S}_1$$

$$L_{B0} = S_1 S_0$$

Table 3.5 Output table


Current State			Outputs			
S_1	S_0	L_{A1}	L_{A0}	L_{B1}	L_{B0}	
0	0	0	0	1	0	
0	1	0	1	1	0	
1	0	1	0	0	0	
1	1	1	0	0	1	

4.1 Giris





Current	lng		Next State
	T_A	T_B	
50	0	Х	S1
50	1	Х	50
S1	Х	Х	52
52	Х	0	53
52	Х	1	S2
53	Х	Х	50



$L_{A1} = S_1$	
$L_{A0} = \overline{S}_1 S_0$	
$L_{B1} = \overline{S}_1$	

 $L_{B0} = S_1 S_0$

Currer	nt State		Out	puts	
S_1	S_0	L_{A1}	L_{A0}	L_{B1}	L_{B0}
0	0	0	0	1	0
0	1	0	1	1	0
1	0	- 1	0	0	0
127	- 0		-		

Table 3.5 Output table


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
entity TLC is
 Port (
      Trafficlights: out STD LOGIC Vector (5 downto 0);
     Clck: in STD LOGIC; Reset: in STD LOGIC;
      P_B: in STD_LOGIC); end TLC;
architecture Behavioral of TLC is
   type state_type is (st0_R1_G2, st1_R1_A1_A2, st2_G1_R2,
st3 A1 R2 A2);
   signal state: state_type;
   signal count : std_logic_vector (3 downto 0);
   constant sec10 : std_logic_vector ( 3 downto 0) := "1010";
   constant sec2 : std logic vector (3 downto 0) := "0010";
   constant sec16: std_logic_vector (3 downto 0 ) := "1111";
begin
   process (Clck,Reset)
   begin
      if Reset='1' then
          state <= st0_R1_G2;
          count <= X"0";
      elsif Clck' event and Clck = '1' then
          case (state) is
```


4.1 GIIS

SystemVerilog

endmodule

VHDL





Davranissal Modelleme

	Inp	uts		Ou	tputs
D ₃	D_2	D_1	D ₀	Q ₁	Q ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1
0	0	0	0	Х	Х

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |

a & ~b & ~c |

a & ~b & c;

endmodule
```

```
y = a'b'c' + ab'c' + ab'c
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity sillyfunction is
     port( a, b, c: in STD_LOGIC;
           y: out STD LOGIC);
end:
architecture synth of sillyfunction is
begin
     y <= (not a and not b and not c) or
           (a and not b and not c) or
           (a and not b and c);
end:
```

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |
a & ~b & ~c |
a & ~b & c;
endmodule
```

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |

a & ~b & ~c |

a & ~b & c;

endmodule
```

```
y = a'b'c' + ab'c' + ab'c
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity sillyfunction is
     port( a, b, c: in STD_LOGIC;
           y: out STD LOGIC);
end:
architecture synth of sillyfunction is
begin
     y <= (not a and not b and not c) or
           (a and not b and not c) or
           (a and not b and c);
end:
```

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |

a & ~b & ~c |

a & ~b & c;

endmodule
```

```
y = a'b'c' + ab'c' + ab'c
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity sillyfunction is
     port( a, b, c: in STD_LOGIC;
           y: out STD LOGIC);
end:
architecture synth of sillyfunction is
begin
     y <= (not a and not b and not c) or
           (a and not b and not c) or
           (a and not b and c);
end:
```

4.1.2 Dilin Kökeni

```
*
```

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |

a & ~b & ~c |

a & ~b & c;

endmodule
```

```
y = a'b'c' + ab'c' + ab'c
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity sillyfunction is
     port( a, b, c: in STD_LOGIC;
           y: out STD_LOGIC);
end:
architecture synth of sillyfunction is
begin
     y <= (not a and not b and not c) or
           (a and not b and not c) or
           (a and not b and c);
end;
```

4.1.2 Dilin Kökeni

```
module sillyfunction( input logic a, b, c, output logic y);

assign y = ~a & ~b & ~c |

a & ~b & ~c |

a & ~b & c;

endmodule
```


```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity sillyfunction is
     port( a, b, c: in STD_LOGIC;
           y: out STD_LOGIC);
end:
architecture synth of sillyfunction is
begin
     y <= (not a and not b and not c) or
           (a and not b and not c) or
           (a and not b and c);
end;
```

4.1.3 Benzetim ve Sentez

Now: 800 ns		0 ns 160 320 ns 480 640 ns 800
ъЛа	0	
ol lo	0	
ि c	0	
₽L A	0	

4. 1. 3 Benzetim ve Sentez

```
_ D & X
Sources
- Design Sources (623)
         IQ_TX (IQ_TX.edf)
         IO TX c addsub v12 0 viv (IO TX c addsub v12 0 viv.edn)
          IO TX c addsub v12 0 viv 10 (IO TX c addsub v12 0 viv 10.edn)
         IO TX c addsub v12 0 viv 11 (IO TX c addsub v12 0 viv 11.edn)
         IQ TX c addsub v12 0 viv 12 (IQ TX c addsub v12 0 viv 12.edn)
          IQ TX c addsub v12 0 viv 13 (IQ TX c addsub v12 0 viv 13.edn)
          IQ TX c addsub v12 0 viv 14 (IQ TX c addsub v12 0 viv 14.edn)
         IQ TX c addsub_v12_0_viv__8 (IQ TX_c addsub_v12_0_viv__8.edn)
         IQ_TX_c_addsub_v12_0_viv__9 (IQ_TX_c_addsub_v12_0_viv__9.edn)
          IO TX c addsub v12 0 viv parameterized1 (IO TX c addsub v12 0 viv parameterized1.edn)
         IQ_TX_c_addsub_v12_0_viv__parameterized101 (IQ_TX_c_addsub_v12_0_viv_parameterized101.edn)
         IO TX c addsub v12 0 viv parameterized101 10 (IO TX c addsub v12 0 viv parameterized101 10.edn)
          IQ TX c addsub v12 0 viv parameterized 101 11 (IQ TX c addsub v12 0 viv parameterized 101 11.edn)
         IO TX c addsub v12 0 viv parameterized101 12 (IO TX c addsub v12 0 viv parameterized101 12.edn)
          IQ TX c addsub v12 0 viv parameterized101 13 (IQ TX c addsub v12 0 viv parameterized101 13.edn)
         IQ_TX_c_addsub_v12_0_viv__parameterized101__14 (IQ_TX_c_addsub_v12_0_viv__parameterized101__14.edn)
          IQ TX c addsub v12 0 viv parameterized 101 8 (IQ TX c addsub v12 0 viv parameterized 101 8.edn)
          IO TX c addsub v12 0 viv parameterized101 9 (IO TX c addsub v12 0 viv parameterized101 9.edn)
         DIVIDED IN TOUR PRINCE OF THE PROPERTY OF THE 
         IQ_TX_c_addsub_v12_0_viv_parameterized11__10 (IQ_TX_c_addsub_v12_0_viv_parameterized11__10.edn)
          IQ_TX_c_addsub_v12_0_viv_parameterized11__11 (IQ_TX_c_addsub_v12_0_viv_parameterized11__11.edn)
          IO TX c addsub v12 0 viv parameterized11 12 (IO TX c addsub v12 0 viv parameterized11 12.edn)
          IQ TX c addsub v12 0 viv parameterized11 13 (IQ TX c addsub v12 0 viv parameterized11 13.edn)
         IQ TX c addsub v12 0 viv parameterized11 14 (IQ TX c addsub v12 0 viv parameterized11 14.edn)
          IQ TX c addsub v12 0 viv parameterized11 8 (IQ TX c addsub v12 0 viv parameterized11 8.edn)
          IQ TX c addsub v12 0 viv parameterized11 9 (IQ TX c addsub v12 0 viv parameterized11 9.edn)
          IQ TX c addsub v12 0 viv parameterized 13 (IQ TX c addsub v12 0 viv parameterized 13.edn)
         IQ_TX_c_addsub_v12_0_viv_parameterized13__10 (IQ_TX_c_addsub_v12_0_viv_parameterized13__10.edn)
         IQ_TX_c_addsub_v12_0_viv_parameterized13__11 (IQ_TX_c_addsub_v12_0_viv_parameterized13__11.edn)
         IO TX c addsub v12 0 viv parameterized13 12 (IO TX c addsub v12 0 viv parameterized13 12.edn)
         IQ_TX_c_addsub_v12_0_viv_parameterized13__13 (IQ_TX_c_addsub_v12_0_viv_parameterized13__13.edn)
         IO TX c addsub v12 0 viv parameterized13 14 (IO TX c addsub v12 0 viv parameterized13 14.edn)
         ID TX c addsub v12 0 viv parameterized13 8 (IO TX c addsub v12 0 viv parameterized13 8.edn)
          IQ TX c addsub v12 0 viv parameterized13 9 (IQ TX c addsub v12 0 viv parameterized13 9.edn)
          IQ TX c addsub v12 0 viv parameterized 15 (IQ TX c addsub v12 0 viv parameterized 15.edn)
          IQ_TX_c_addsub_v12_0_viv_parameterized15__10 (IQ_TX_c_addsub_v12_0_viv_parameterized15__10.edn)
 Hierarchy Libraries Compile Order
```



4.1.3 Benzetim ve Sentez

testbech

```
-- set clock to 20MHz and run
  InByte <= "0000"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns:
  ReaStrb <= '1';
  wait for 200 ns;
  -- set clock to 10MHz and run
  InByte <= "0001"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns;
  RegStrb <= 'l';
  wait for 200 ns;
  -- set clock to 4MHz and run
  InByte <= "0010"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns:
  RegStrb <= 'l';
  wait for 500 ns;
  -- set clock to 2MHz and run
  InByte <= "0011"; RegSel <= "01"; RegStrb <= '0';</pre>
  wait for 50 ns;
  RegStrb <= '1';
  wait for 1 us:
  -- set clock to lMHz and run
  InByte <= "0100"; RegSel <= "01"; RegStrb <= '0';</pre>
  wait for 50 ns;
  RegStrb <= 'l';
  wait for 2 us:
  -- set clock to 400KHz and run
  InByte <= "0101"; ReqSel <= "01"; ReqStrb <= '0';
  wait for 50 ns;
  RegStrb <= '1';
  wait for 5 us:
  wait: -- will wait forever
END PROCESS:
```

HDL

```
When "01" =>
                                              -- 2 Way
   case SizeSel is
      when "00" =>
                                              -- 64K
         if D Set0 in = '1' and D Set1 in = '1' then
               if lruin(0) = '0' then
                  D Set0 out <= '1' ;
                  D Set1 out <= '0' ;
                  D Set2 out <= '0';
                  D Set3 out <= '0' ;
                  D Set4 out <= '0';
                  D Set5 out <= '0' ;
                  D Set6 out <= '0';
                  D Set7 out <= '0';
                  Lruout <= "01111111" :
                else
                  D Set0 out <= '0';
                  D Set1 out <= '1' ;
                  D Set2 out <= '0';
                  D Set3 out <= '0' ;
                  D Set4 out <= '0';
                  D Set5 out <= '0' ;
                  D Set6 out <= '0';
                  D Set7 out <= '0';
                  Lruout <= "01111111" :
               end if:
```

4.1.3 Benzetim ve Sentez

testbech

```
-- set clock to 20MHz and run
  InByte <= "0000"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns:
  ReaStrb <= '1';
  wait for 200 ns;
  -- set clock to 10MHz and run
  InByte <= "0001"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns;
  RegStrb <= 'l';
  wait for 200 ns;
  -- set clock to 4MHz and run
  InByte <= "0010"; RegSel <= "01"; RegStrb <= '0';
  wait for 50 ns:
  RegStrb <= 'l';
  wait for 500 ns;
  -- set clock to 2MHz and run
  InByte <= "0011"; RegSel <= "01"; RegStrb <= '0';</pre>
  wait for 50 ns;
  RegStrb <= '1';
  wait for 1 us:
  -- set clock to lMHz and run
  InByte <= "0100"; RegSel <= "01"; RegStrb <= '0';</pre>
  wait for 50 ns;
  RegStrb <= 'l';
  wait for 2 us:
  -- set clock to 400KHz and run
  InByte <= "0101"; ReqSel <= "01"; ReqStrb <= '0';
  wait for 50 ns;
  RegStrb <= '1';
  wait for 5 us:
  wait: -- will wait forever
END PROCESS:
```

HDL

```
When "01" =>
                                              -- 2 Way
   case SizeSel is
      when "00" =>
                                              -- 64K
         if D Set0 in = '1' and D Set1 in = '1' then
               if lruin(0) = '0' then
                  D Set0 out <= '1' ;
                  D Set1 out <= '0' ;
                  D Set2 out <= '0';
                  D Set3 out <= '0' ;
                  D Set4 out <= '0';
                  D Set5 out <= '0' ;
                  D Set6 out <= '0';
                  D Set7 out <= '0';
                  Lruout <= "01111111" :
                else
                  D Set0 out <= '0';
                  D Set1 out <= '1' ;
                  D Set2 out <= '0';
                  D Set3 out <= '0' ;
                  D Set4 out <= '0';
                  D Set5 out <= '0' ;
                  D Set6 out <= '0';
                  D Set7 out <= '0';
                  Lruout <= "01111111" :
               end if:
```

4. 2. Birlesimsel Mantik

Kombinasyonel mantık ve saklayıcılardan oluşan eşzamanlı sıralı devreler tasarlamak için kendimizi disipline ettiğimizi hatırlayın. Kombinasyonel mantığın çıktıları yalnızca akım girişlerine bağlıdır. Bu bölümde, HDL'lerle kombinasyonel mantığın davranışsal modellerinin nasıl yazılacağı açıklanmaktadır.

4.2.1. Bit islemleri

```
module inv(input logic [3:0] a,
                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
           output logic [3:0] y);
     assign y = \sim a;
                                        entity inv is
endmodule
                                              port(a: in STD_LOGIC_VECTOR(3 downto 0);
                                                   y: out STD_LOGIC_VECTOR(3 downto 0));
                                        end;
                                        architecture synth of inv is
                                        begin
                                              y <= not a;
                                        end;
                                         [3:0]
                       a[3:0]
                                                                   y[3:0]
                                                y[3:0]
```

4.2.1. Bit islemleri

```
module inv(input logic [3:0] a,
                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
           output logic [3:0] y);
     assign y = \sim a;
                                        entity inv is
endmodule
                                              port(a: in STD_LOGIC_VECTOR(3 downto 0);
                                                   y: out STD_LOGIC_VECTOR(3 downto 0));
                                        end;
                                        architecture synth of inv is
                                        begin
                                              y <= not a;
                                        end;
                                         [3:0]
                       a[3:0]
                                                                   y[3:0]
                                                y[3:0]
```


4.2.1. Bit islemleri

```
module inv(input logic [3:0] a,
                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
           output logic [3:0] y);
     assign y = \sim a;
                                        entity inv is
endmodule
                                              port(a: in STD_LOGIC_VECTOR(3 downto 0);
                                                   y: out STD_LOGIC_VECTOR(3 downto 0));
                                        end;
                                        architecture synth of inv is
                                        begin
                                              y <= not a;
                                        end;
                                         [3:0]
                       a[3:0]
                                                                   y[3:0]
                                                y[3:0]
```

Örnek 4.3 Mantık Kapıları

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity gates is
    port( a, b: in STD_LOGIC_VECTOR(3 downto 0);
        y1, y2, y3, y4,
        y5: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture synth of gates is
begin
    y1 <= a and b;
    y2 <= a or b;
    y3 <= a xor b;
    y4 <= a nand b;
    y5 <= a nor b;
end;
```

Örnek 4.3 Mantık Kapıları



```
//You Need Me!
```

```
SystemVerilog / VHDL:
Beyaz bosluk (bosluklar, sekmeler ve satır sonları) kullanımı konusunda seçici degildir.
```

```
SystemVerilog
```

```
/ * Çoklu yorum satırları * /
// Tek satır yorumu
SystemVerilog büyük / küçük harfe duyarlıdır. y1 ve Y1, SystemVerilog'daki farklı sinyallerdir.
```

```
VHDL
```

- / * Çoklu yorum satırları * /
- -- Tek satır yorumu
- VHDL, büyük / küçük harfe duyarlı degildir. y1 ve Y1, VHDL'de aynı sinyaldir.

4.2.3 Indirgeme Operatorii

```
module and8(input logic [7:0] a,

output logic y);

assign y = &a;

// &a is much easier to write than

// assign y = a[7] & a[6] & a[5] & a[4] &

// a[3] & a[2] & a[1] & a[0];

endmodule
```

[0] [1] [2] [3] [4] [5] [6] [7:0] [7]

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity and8 is
port(a: in STD LOGIC VECTOR(7 downto 0);
     y: out STD LOGIC);
end;
architecture synth of and8 is
begin
     y <= and a;
     -- and a is much easier to write than
     -- y \le a(7) and a(6) and a(5) and a(4) and
     -a(3) and a(2) and a(1) and a(0);
end:
```

4. 2. 4 Kosullu Atama

```
module mux2( input logic [3:0] d0, d1,
    input logic s,
    output logic [3:0] y);
    assign y =s ? d1 : d0;
endmodule
```

[3:0] 0 [3:0] y[3:0] y[3:0]

y[3:0]


```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is
     port( d0, d1: in STD_LOGIC_VECTOR(3 downto 0);
          s: in STD_LOGIC;
          y: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture synth of mux2 is
begin
     y <= d1 when s else d0;
end;
```

4. 2. 4 Kosullu Atama

```
module mux4( input logic [3:0] d0, d1, d2, d3, input logic [1:0] s, output logic [3:0] y);

assign y = s[1] ? (s[0] ? d3 : d2)
: (s[0] ? d1 : d0);
```

endmodule



```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
     port( d0, d1,
          d2, d3: in STD LOGIC VECTOR(3 downto 0);
          s: in STD LOGIC VECTOR(1 downto 0);
          v: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture synth1 of mux4 is
begin
     y <= d0 when s = "00" else
          d1 when s = "01" else
          d2 when s = "10" else
          d3:
end;
```

4. 2. 5 dahili degiskenler

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fulladder is
     port( a, b, cin: in STD_LOGIC;
           s, cout: out STD LOGIC);
end:
architecture synth of fulladder is
     signal p, g: STD LOGIC;
begin
     p <= a xor b;
     g <= a and b;
     s <= p xor cin;
     cout <= q or (p and cin);
end:
```

4.2.6 öncelik

SystemVerilog

Table 4.1 SystemVerilog operator precedence

	Op	Meaning
H	~	NOT
i g	*,/,%	MUL, DIV, MOD
h e	+, -	PLUS, MINUS
s t	<<,>>>	Logical Left/Right Shift
	<<<,>>>>	Arithmetic Left/Right Shift
	<, <=, >, >=	Relative Comparison
	==, !=	Equality Comparison
L	&, ~&	AND, NAND
o w	^, ~^	XOR, XNOR
e	,~	OR, NOR
s t	?:	Conditional

VHDL

Table 4.2 VHDL operator precedence

Op	Meaning
not	NOT
*,/, mod, rem	MUL, DIV, MOD, REM
+, -	PLUS, MINUS
rol, ror, srl, sll	Rotate, Shift logical
<, <=,>,>=	Relative Comparison
=, /=	Equality Comparison
and, or, nand, nor, xor, xnor	Logical Operations

4.2.7 Numaralar

Table 4.3	SystemVerilog	numbers
-----------	---------------	---------

Numbers	Bits	Base	Val	Stored
3'b101	3	2	5	101
'b11	?	2	3	000 0011
8'b11	8	2	3	00000011
8'b1010_1011	8	2	171	10101011
3'd6	3	10	6	110
6'042	6	8	34	100010
8'hAB	8	16	171	10101011
42	?	10	42	00 0101010


Table	4.4	VHDL	number	5
IGDIC	7.7	VIIDE	Humber.	c

Numbers	Bits	Base	Val	Stored
3B"101"	3	2	5	101
B"11"	2	2	3	11
8B"11"	8	2	3	00000011
8B"1010_1011"	8	2	171	10101011
3D"6"	3	10	6	110
60"42"	6	8	34	100010
8X "AB"	8	16	171	10101011
"101"	3	2	5	101
B"101"	3	2	5	101
X"AB"	8	16	171	10101011

4. 2. 8 Z ve X degerleri

```
module tristate( input logic [3:0] a, input logic en, output tri [3:0] y);
```

assign y = en ? a : 4'bz;
endmodule



```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity tristate is
     port( a: in STD_LOGIC_VECTOR(3 downto 0);
          en: in STD_LOGIC;
          y: out STD LOGIC VECTOR(3 downto 0));
end;
architecture synth of tristate is
begin
     y <= a when en else "ZZZZ";
end;
```

HDL Örnegi 4.11 TANIMLANMAMIS VE YÜZER GİRİSLERLE GERÇEK TABLOLAR


Table 4.5 SystemVerilog AND gate truth table with z and x

&			1	4	
		0	1	Z	х
	0	0	0	0	0
В	1	0	1	Х	Х
	z	0	х	х	Х
	х	0	х	Х	х

Table 4.6 VHDL AND gate truth table with z, x and u


AN	√D			A		
		0	1	Z	х	u
	0	0	0	0	0	0
B 1	1	0	1	Х	Х	u
	z	0	Х	Х	Х	u
	х	0	Х	Х	Х	u
	u	0	u	u	u	u


4.2.9 Bit Swizzling



Case III: R=1, S=1

Case IV: R=0, S=0











Case IVb: Q=1


$$Q = 1$$




N₁

N2






Case	S	R	Q	ā
IV	0	0	Q_{pn}	\overline{Q}_{prev}
1	0	1	0	1
Ш	1	0	1	0
III	1	1	0	0



R=1 ve S=1 oldugu durumda devre davranısı kestirilemez





Case	S	R	Q	Q
IV	0	0	Qpn	\overline{Q}_{prev}
1	0	1	0	1
- 11	1	0	1	0
III	1	1	0	0

D Latch

CLK = 1 \Rightarrow Latch is transparent


CLK = 0 \Rightarrow Latch is opaque






CLK	D	D	S	R	Q	ā
0	Х	\overline{X}	0	0	Qpr	ev Qprev
1	0	1	0	1	0	1
1	1	0	1	0	1	0


D Flip-Flop












D tipi flip flop;

Yükselen kenarda D verisini çıkısa (Q) aktarır. Aksi taktirde durumunu korur(hatırlar).

D tipi flip flop;


master-slave flip-flop edge-triggered flip-flop positive edge-triggered flip-flop


Örnek: D Flip-Flop Transistör sayısı




NAND

SR LATCH





D Flip-Flop



D tipi flip flop'taki transistör sayısı kaçtır?

NAND / NOR = 4 transistör


NOT = 2 transistör

AND = NAND + NOT = 6 transistör SR LATCH = 2xNOR = 8 transistör


D LATCH = SR + 2xAND + NOT = 8 + 2x6 + 2 = 22 transistör

D flip-flop = 2xD LATCH + NOT = 2x22 + 2 = 46 transistör

Register / Saklayıcı



Enabled Flip-Flop





Verinin ne zaman kabul edilecegini belirleyen bir EN/ENABLE girisine sahiptir.

EN = TRUE ⇒ enable flip-flop = normal flip-flop

EN = FALSE ⇒ eski durum korunur

Resetlenebilir Flip-Flop






RESET = FALSE
$$\Rightarrow$$
 enable flip-flop = normal flip-flop
RESET = TRUE \Rightarrow D = O

Sistemde ilk calısmaya basladıgında; bütün flip-flop ları O(baslangıc) durumuna getirmek için kullanılır.

Senkron resetlenebilir flip-flop: RESET girisi CLK sinyaline baglı Asenkron resetlenebilir flip-flop: RESET girisi CLK sinyallinden bagımsız


Transistör Seviyesinde Latch ve Flip-Flop Tasarımı



D Latch VS D Flip-Flop

D latch





CLK = 1 CLK = O

 \Rightarrow


 \Rightarrow Latch is transparent


D girisini Q çıkısına aktarır

Latch is opaque

Q önceki durumunu korur

D flip flop





Positive Edge Triggering

 \Rightarrow

 \Rightarrow

CLK = O

CLK = 1


Master = transparent, Slave = opaque

D girisini Q çıkısına kopyalar


Master = opaque, Slave = transparent

Q önceki durumunu korur

D Latch VS D Flip-Flop




Senkron Lojik Tasarım - Halka Ösilatorü -



Inverter lerin yayılma gecikmesi 1ns

X=O kabul edilirse; Y=1, Z=O, X=1 (Kabul ile tutarsız olur)



Ons => X yükselir 1ns => Y düser 2ns => Z yükselir, 3ns => X düser 4ns => Y yükselir 5ns => Z düser 6ns => X yükselir

Yukarıdaki desen her 6 ns' de bir tekrar eder. Bu devreye halka osilatörü denir.

Halka osilatörünün süresi = her invertörün yayılma gecikmesi Gecikme = sürücünün üretimi, güç kaynagı voltajı


Halka osilatör periyodunun dogru bir sekilde tahmin edilmesi zordur. Halka osilatörü, sıfır girisli ve periyodik olarak degisen bir çıkıslı sıralı bir devredir.


Senkron Lojik Tasarım - Yarıs Durumu -

$$Q = CLK \cdot D + \overline{CLK} \cdot Q_{prev}$$

Ali az sayıda kapı kullanılarak, daha basarılı bir D Latch tasarladığını idda ediyor.

CLK	D	Q _{prev}	Q
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1





CLK = D = 1

=> Q=1 (transparent)

CLK = düser

Q=1(eski degerini hatırlar)

CLK dan CLK' gecis gecikmesinin göreceli olarak daha uzun oldugu varsayılsın

CLK' = yükselir


N1 ve Q; CLK' dan önce düser

Bu durumda;

N2 kesinlikle yükselemeyecektir.

Senkron Ardisik Devreler

- Herbir elemanı saklayıcı veya birlesik devre
- En az bir elemanı saklayıcı
- Bütün saklayıcılar aynı saat sinyalini kullanılır
- Herbir döngüsel yol bir sakalayıcı(döngüyü bekletebilen)
 içerir




Bir girise(D) bir saat sinyaline(CLK), bir çıkısa (Q) ve iki duruma {O, 1} sahip; Bir flip-flop, en basit senkron ardısık devredir.

Mevcut durum S. sonraki durum ise S' ile ifade edilmistir.


Senkron Ardisik Devreler


Asagıdalilerden hagisi senkron ardısık devredir.



Sonlu Durum Makinaları

Istenilen fonksiyonu yerine getiren Senkron Ardısıl devrelerin tasarlanması için sematik bir yol sunar.








Table 3.1 State transition table

Current	$\frac{-\mathrm{Inp}}{T_A}$	uts T_B	Next State
State S		X	<i>S'</i> S1
S0	0	X	S0
V00001	1		1900
S1	X	X	S2
S2	X	0	S3
S2	X	1	S2
S3	X	X	S0

Table 3.1 State transition table

Current State S	T_A	uts T_B	Next State S'
S0	0	X	S1
S0	1	X	S0
S1	X	X	S2
S2	X	0	S3
S2	X	1	S2
S3	X	X	S0

Table 3.2 State encoding

State	Encoding S _{1:0}
S0	00
S1	01
S2	10
S3	11

Table 3.3 Output encoding

Output	Encoding $L_{1:0}$	
green	00	
yellow	01	
red	10	

Table 3.1 State transition table

Current State S	T_A	uts T_B	Next State
S0	0	X	S1
S0	1	X	S0
S1	X	X	S2
S2	X	0	S3
S2	X	1	S2
S3	X	X	S0

Table 3.2 State encoding

State	Encoding S _{1:0}
SO	00
S1	01
S2	10
S3	11

Table 3.3 Output encoding

Output	Encoding $L_{1:0}$
green	00
yellow	01
red	10

Table 3.4 State transition table with binary encodings

Currer	it State	Inp	uts	Next	State
S_1	S_0	T_A	T_B	S_1'	S_0'
0	0	0	X	0	1
0	0	1	X	0	0
0	1	X	X	1	0
1	0	X	0	1	1
1	0	X	1	1	0
1	1	X	X	0	0

$$S_1' = \overline{S}_1 S_0 + S_1 \overline{S}_0 \overline{T}_B + S_1 \overline{S}_0 T_B$$

$$S_0' = \overline{S}_1 \overline{S}_0 \overline{T}_A + S_1 \overline{S}_0 \overline{T}_B$$

$$S_1' = S_1 \oplus S_0$$

$$S_0' = \overline{S}_1 \overline{S}_0 \overline{T}_A + S_1 \overline{S}_0 \overline{T}_B$$




Table 3.5 Output table

Curren	it State		Out	puts	
S_1	S_0	L_{A1}	L_{A0}	L_{B1}	L_{B0}
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1

Table 3.2 State encoding

Encoding S _{1:0}
00
01
10
11

Table 3.3 Output encoding

Output	Encoding $L_{1:0}$
green	00
yellow	01
red	10


$$L_{A1} = S_1$$


$$L_{A1} = S_1$$
$$L_{A0} = \overline{S}_1 S_0$$

$$L_{B1} = \overline{S}_1$$

$$L_{B0} = S_1 S_0$$

Moore FSM





(b)

$$S_1' = S_1 \oplus S_0$$


$$S_0' = \overline{S}_1 \overline{S}_0 \overline{T}_A + S_1 \overline{S}_0 \overline{T}_B$$

$$L_{A1} = S_1$$

$$L_{A0} = \overline{S}_1 S_0$$

$$L_{B1} = \overline{S}_1$$

$$L_{B0} = S_1 S_0$$






Figure 3.27 Timing diagram for traffic light controller

Durum Kodlama

ikili durum kodlama: Bir önceki örnekte oldugu gibi her durum ikili kodlama ile kodlanmaktadır. Daha fazla lojik kapı kullanılır.

tek-bit kodlama: Her durumda tek bir bit 1 degerini alan kodlamadır. Üç durum için 001, 010, 100 Daha fazla flip-flop kullanılır.

Figure 3.28 Divide-by-3 counter (a) waveform and (b) state transition diagram




Table 3.6 Divide-by-3 counter state transition table

Current State	Next State
S0	S1
S1	S2
S2	S0

Table 3.7 Divide-by-3 counter output table

Current State	Output
SO	1
S1	0
S2	0

Table 3.8 One-hot and binary encodings for divide-by-3 counter

	One	One-Hot Encoding			Binary Encoding	
State	S_2	S_1	S_0	S_1	S_0	
S0	0	0	1	0	0	
S1	0	1	0	0	1	
S2	1	0	0	1	0	

Table 3.6 Divide-by-3 counter state transition table

Current State	Next State
S0	S1
S1	S2
S2	SO

Table 3.7 Divide-by-3 counter output table

Current State	Output
S0	1
S1	0
S2	0

Table 3.9 State transition table with binary encoding

Curren	it State	Next	State
S_1	S_0	S_1'	S_0'
0	0	0	1
0	1	1	0
1	0	0	0

$$S'_{1} = \overline{S}_{1}S_{0}$$

$$S'_{0} = \overline{S}_{1}\overline{S}_{0}$$

$$Y = \overline{S}_{1}\overline{S}_{0}$$

Table 3.6 Divide-by-3 counter state transition table

Current State	Next State
S0	S1
S1	S2
S2	SO

Table 3.7 Divide-by-3 counter output table

Current State	Output
S0	1
S1	0
S2	0

Table 3.10 State transition table with one-hot encoding

	Current Stat	e		Next State	
S_2	S_1	S_0	S_2'	S_1'	S_0'
0	0	1	0	1	0
0	1	0	1	0	0
1	0	0	0	0	1

$$S'_2 = S_1$$

$$S'_1 = S_0$$

$$S'_0 = S_2$$

$$Y = S_0$$

$$S_1' = \overline{S}_1 S_0$$

$$S_0' = \overline{S}_1 \overline{S}_0$$


$$Y = \overline{S}_1 \overline{S}_0$$


$$S'_2 = S_1$$

$$S'_1 = S_0$$


$$S'_0 = S_2$$

$$Y = S_0$$






Moore and Mealy Makineleri




- Ali, FSM mantigi ile hareket eden robot bir salyangoz tasarladı.
- Salyangoz, 1 ve 0 dizisini iceren bir kagıt boyunca sagdan sola dogru ilerlemektedir.
- Salyangoz her saat dögüsünde bir bit geçmektedir.
- Gectigi son iki bit 01 olursa salyangoz gülümsemektedir.
- Salyangozun ne zaman gülümseyecegini hesaplayan FSM yi gelistiriniz.
- A girisi, salyangoz anteninin altındaki bittir.
- Salyangoz gülümsediginde, Y çıkısı TRUE olur.
- Moore ve Mealy durum makinesi tasarımlarını karsılastırın.
- Alyssa'nın salyangozu 0100110111 dizisi boyunca gezinirken girisi, durumları ve çıktıyı gösteren her makine için bir zamanlama diyagramı çizin.


Moore and Mealy Makineleri



Moore Makinesi



Mealy Makinesi



A/Y
A: Gecisi tetikleyen girisler
Y: Gecise karsılık gelen cıkıs

Moore Makinesi

ikilik durum kodlama: SO=OO, S1=O1, S2=10

Table 3.11 Moore state transition table

Current State S	Input A	Next State
S0	0	S1
S0	1	S0
S1	0	S1
S1	1	S2
S2	0	S1
S2	1	S0




Table 3.12 Moore output table

Current State	Output Y
SO	0
S1	0
S2	1

$$\begin{array}{l} S_1' = S_0 A \\ S_0' = \overline{A} \end{array}$$

$$Y = S_1$$

Mealy Makinesi

ikilik durum kodlama:


SO=0, S1=1

Table 3.15 Mealy state transition and output table

Current State S	Input A	Next State S'	Output Y
S0	0	S1	0
S0	1	S0	0
S1	0	S1	0
S1	1	S0	1

Table 3.16 Mealy state transition and output table with state encodings


Current State S_0	Input A	Next State S_0'	Output Y
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1




$$S_0' = \overline{A}$$

$$Y = S_0 A$$


Moore and Mealy Makineleri



Moore and Mealy Makineleri




Durum Makinaları Üretimi




- Gecit Töreni Güncellemesi:
- Bravadı Bulvarında, futbol takımı ve bando takımı gecene kadar ısıgın yesilde kalması gerekmektedir.
- Dolayısıyla Kontrolör iki giris daha alır: P ve R
- Gecit töreninin baslaması için en az bir döngü: P
- Gecit töreninden cıkılması için en az bir döngü: R
- Geçit töreni modundayken, LB yesil olana kadar normal sıralamasını takip eder ve geçit modu sona erene kadar LB yesil durumduna kalır.


Durum Makinaları Üretimi




M: Gecit Töreni Modu




Durum Makinaları Üretimi




Durum Makinaları Üretimi





- Ali eve geldi, ancak kapıdaki tus takımı kilidi yenilendigi icin eski kodu artık çalısmıyor.
- Ancak tus takımını yenileyen ustalar kapının üstünde yandaki devre seması bırakmıslardır.
- Ali, devrenin sonlu bir durum makinesi olabileceğini düsünüyor ve iceri girmek için durum geçis diyagramını çıkarmaya karar veriyor.



- Bu bir Moore makinesidir çünkü çıktı yalnızca durum bitlerine baglidir.
- Girisler: A1. A2
- Cikis: Unlock

$$S_1' = S_0 \overline{A_1} A_0$$

$$S_1' = S_0 \overline{A_1} A_0$$

$$S_0' = \overline{S_1} \, \overline{S_0} A_1 A_0$$

$$Unlock = S_1$$

$$S'_{1} = S_{0}\overline{A_{1}}A_{0}$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A_{1}A_{0}$$

$$Unlock = S_{1}$$

Table 3.17 Next state table derived from circuit in Figure 3.35

Current State		Inp	Input		State
S_1	S_0	A_1	A_0	S_1'	S_0'
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	0	0

Table 3.18 Output table derived from circuit in Figure 3.35

Current State		Output
S_1	S_0	Unlock
0	0	0
0	1	0
1	0	1
1	1	1

$$S_1' = S_0 \overline{A_1} A_0$$

$$S'_{1} = S_{0}\overline{A_{1}}A_{0}$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A_{1}A_{0}$$

$$Unlock = S_{1}$$

$$Unlock = S_1$$

Table 3.19 Reduced next state table

Current State		Input		Next State	
S_1	S_0	A_1	A_0	S_1'	S_0'
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	X	X	0	0

Table 3.18 Output table derived from circuit in Figure 3.35

Currer	Current State	
S_1	S_0	Unlock
0	0	0
0	1	0
1	0	1
1	1	1

$$S_1' = S_0 \overline{A_1} A_0$$

$$S'_{1} = S_{0}\overline{A_{1}}A_{0}$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A_{1}A_{0}$$

$$Unlock = S_{1}$$

$$Unlock = S_1$$

Table 3.19 Reduced next state table

Current State		Input		Next State	
S_1	S_0	A_1	A_0	S_1'	S_0'
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	X	X	0	0

Table 3.18 Output table derived from circuit in Figure 3.35

Currer	Current State	
S_1	S_0	Unlock
0	0	0
0	1	0
1	0	1
1	1	1

$$S_1' = S_0 \overline{A_1} A_0$$

$$S_0' = \overline{S_1} \, \overline{S_0} A_1 A_0$$

 $Unlock = S_1$

Current State S	Input A	Next State S'	
S0	0	S0	
S0	1	S0	
S0	2	S0	
S0	3	S1	
S1	0	S0	
S1	1	S2	
S1	2	S0	
S1	3	S0	
S2	X	SO	


Table 3.22 Symbolic output table

Current State	Output <i>Unlock</i>
S0	0
S1	0
S2	1

$$S'_{1} = S_{0}\overline{A_{1}}A_{0}$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A_{1}A_{0}$$

$$Unlock = S_{1}$$



FSM Özeti


Sonlu durum makinaları, davranısı verilmis ardısıl devrelerin tasarımı icin güclü bir yöntemdir.

Bir FSM tasarlamak için asagıdaki adımlar izlenmelidir:

- Devre giris ve çıkıslarını tanımlayın.
- Bir durum geçis diyagramı çizin.
- Moore makinesi için:
 - O Bir durum geçis tablosu yazın.
 - O Bir çıktı tablosu yazın.
- Mealy makinesi için:
 - O Durum geçis ve çıktı tablosu beraber yazın.
- Kodlamayı secin-Kodlama tasarlanan donanımı etkiler-
- Sonraki durum ve çıkıs lojigi için boolean denklemlerini yazın
- Devre semasını çizin.

3.5 Ardisik Mantik Zamanlamasi

Çıkan kenar süresince D giriside degisir ne olur?



Statik Disipline göre; D sinyali çıkan kenar süresinin sonunda kararlı bir hal aldılgında kullanılabilir.


t dogal sayı ve n tam sayılı olmak kosulu ile; t. saat sinyali sonunda A[t] yazmak yerine n.saat sinyali sonunda A[n] yazılabilir.

Dinamik Disiplin


Cıkıs: t_{ccq} (contamination delay) gecikmesinden sonra, degismeye baslamalı ve t_{pcq} (propagation delay) içinde son degerine ulasmalıdır.

Giris yükselen kenarından önce kurulum süresi (t_{setup}) ve yükselen kenarından sonra tutma süresi(t_{hold}) toplamında sabit kalmalıdır.


Dinamik disiplin, bir senkron ardısık devrenin girislerinin açıklık süresince (aperture time = $t_{setup} + t_{hold}$) kararlı olmasını garanti eder.




Sistem Zamanlaması



Kurulum Süresi Kısıtlaması



Tutuma Süresi Kısıtlaması



Hepsi Bir Arada

clock-to-Q kirlenme (contamination) gecikmesi: 30ps


yayılım gecikmesi(propagation delay): 80ps

Kurulum süresi: 50ps Bekleme süresi: 60ps

Herbir lojik kapının yayılım gecikmesi, 40ps,

kirleme gecikmesi: 25ps

Maksimum clock frekansı?
Bekleme süresi ihlali?





Hepsi Bir Arada

Zaman analizi:


$$T_c \ge t_{pcq} + 3 t_{pd} + t_{setup} = 80 + 3 \times 40 + 50 = 250 \text{ps}$$

The maximum clock frequency is $f_c = 1/T_c = 4$ GHz.







SABIT TUTMA SÜRESI IHLALLERI



SABIT TUTMA SÜRESI IHLALLERI




Saat Çarpıklıgı*







3.5.4 Meta kararulk



Meta kararlılık Durumu



Es Zamanlama



Paralelik



Paralellik







Figure 3.57 Spatial and temporal parallelism in the cookie kitchen

Paralellik





Paralelik



SOFULAT

