


Birlesik Mantik Tasarımı



Suhap SAHIN

Birlesik Mantık Tasarımı (Combinational Logic Design)

ayrık degiskenler:

giris ve cıkıslar


fonksiyonel tanımlamalar:

giris çıkış arasındaki ilişki

zamansal tanımlamalar:

girislerdeki degisiklige çıkışların tepki süresi

Blackbox



Birlesimsel Mantık Tasarımı (Combinational Logic Design)

Element:

Giris, çıkıs ve belirli tanımlamalara sahip devre

Node:

Ayrık degiskenleri ileten bir tel

Element:


E1, E2, E3

Node:


A,B,C (giris)

Y,Z (çıkıs)



n1 (ara)




Birlesimsel Mantık Devre (Combinational Logic Circuit)




$$Y = F(A, B) = A + B$$



Birlesimsel Mantık Devre (Combinational Logic Circuit)




$$S = A \oplus B \oplus C_{in}$$
$$C_{out} = AB + AC_{in} + BC_{in}$$




Birlesimsel Mantık Devre (Combinational Logic Circuit) Özellikleri

- Devrenin her bir elemanı bir birlesimsel mantık devresidir.
- Bir giriş, çıkış ve iç bağlantı düğümlerinden oluşmuştur.
- Devredeki her bir yol, devreki her düğümü bir kez ziyaret eder ve döngüsel yol içermez.



Birlesimsel Mantık Devre (Combinational Logic Circuit) Özellikleri


- Devrenin herbir elemanı bir bileşimsel mantık devresidir.
- Bir giriş, çıkış ve iç bağlantı düğümlerinden oluşmuştur.
- Devredeki herbir yol, devreki her düğümü bir kez ziyaret eder ve döngüsel yol içermez.



- I1 ve I2 tersleyiciler: Devrenin herbir elemanı bileşimsel mantık devresidir.
- Devre n1, n2 ve n3 düğümlerine sahiptir.
- Devre döngüsel yol içermiyor
- Devre bileşimsel bir mantık devresidir.

Birlesimsel Mantık Devre (Combinational Logic Circuit) Özellikleri


- Devrenin her bir elemanı bir bileşimsel mantık devresidir.
- Bir giriş, çıkış ve iç bağlantı düğümlerinden oluşmuştur.
- Devredeki her bir yol, devreki her düğümü bir kez ziyaret eder ve döngüsel yol içermez.




- Devre döngüsel yol içeriyor
- Devre bileşimsel bir mantık devresi DEĞİLDİR.

Birlesimsel Mantık Devre (Combinational Logic Circuit) Özellikleri


- Devrenin herbir elemanı bir bilesimsel mantık devresidir.
- Bir giris, çıkıs ve iç bağlantı düğümlerinden olusmustur.
- Devredeki herbir yol, devreki her düğümü bir kez ziyaret eder ve döngüsel yol içermez.




(c)



(d)



(e)



(f)



Boolean Denklemleri

A : true form

A' : complementary form

AND: product, implicant

OR: sum

AND Lojik Fonksiyon

Degiskenler: A, B ve C

Minterm: $A\bar{B}\bar{C}$

OR Lojik Fonksiyon

Degiskenler: A, B ve C

Maxterm: $A+\bar{B}+C$

islem Önceligi

NOT

AND

OR

$$Y = A + BC$$

$$Y = A \text{ OR } (B \text{ AND } C)$$

Sum of Product Form & Sigma Notation

A	B	Y	minterm	minterm name
0	0	0	$\bar{A} \bar{B}$	m_0
0	1	1	$\bar{A} B$	m_1
1	0	0	$A \bar{B}$	m_2
1	1	0	$A B$	m_3

$$Y = \bar{A}B$$

A	B	Y	minterm	minterm name
0	0	0	$\bar{A} \bar{B}$	m_0
0	1	1	$\bar{A} B$	m_1
1	0	0	$A \bar{B}$	m_2
1	1	1	$A B$	m_3

$$Y = \bar{A}B + AB$$

$$F(A, B) = \Sigma(m_1, m_3)$$

$$F(A, B) = \Sigma(1, 3)$$

PiCniC



- Karınca çok olması
- Yagmurun yagması




PiCniC yapmak TRUE


A	R	E
0	0	1
0	1	0
1	0	0
1	1	0

$$E = \bar{A} \bar{R}$$

$$E = \Sigma(0)$$




Picnic



A	R	E
0	0	1
0	1	0
1	0	0
1	1	0

$$E = \bar{A} \bar{R}$$

$$E = \Sigma(0)$$



Sum of Product Form

<i>A</i>	<i>B</i>	<i>C</i>	<i>Y</i>
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$$Y = \overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$$

$$Y = \Sigma(0, 4, 5)$$

Product of Sum Form & Pi Notation


A	B	Y	maxterm	maxterm name
0	0	0	$A + B$	M_0
0	1	1	$A + \overline{B}$	M_1
1	0	0	$\overline{A} + B$	M_2
1	1	1	$\overline{A} + \overline{B}$	M_3

$$Y = (A + B)(\overline{A} + B)$$

$$Y = \Pi(M_0, M_2)$$

$$Y = \Pi(0, 2)$$


PiCNiC



A	R	E
0	0	1
0	1	0
1	0	0
1	1	0

$$E = (A + \bar{R})(\bar{A} + R)(\bar{A} + \bar{R})$$

$$E = \Pi(1, 2, 3)$$












BOOLE CEBRİ

Axiom		Dual		Name
A1	$B = 0 \text{ if } B \neq 1$	A1'	$B = 1 \text{ if } B \neq 0$	Binary field
A2	$\overline{0} = 1$	A2'	$\overline{1} = 0$	NOT
A3	$0 \bullet 0 = 0$	A3'	$1 + 1 = 1$	AND/OR
A4	$1 \bullet 1 = 1$	A4'	$0 + 0 = 0$	AND/OR
A5	$0 \bullet 1 = 1 \bullet 0 = 0$	A5'	$1 + 0 = 0 + 1 = 1$	AND/OR

Bir Degiskene ait Teoremler

Theorem		Dual		Name
T1	$B \cdot 1 = B$	T1'	$B + 0 = B$	Identity
T2	$B \cdot 0 = 0$	T2'	$B + 1 = 1$	Null Element
T3	$B \cdot B = B$	T3'	$B + B = B$	Idempotency
T4		$\overline{\overline{B}} = B$		Involution
T5	$B \cdot \overline{B} = 0$	T5'	$B + \overline{B} = 1$	Complements




Birden çok Degiskene ait Teoremler

	Theorem		Dual	Name
T6	$B \bullet C = C \bullet B$	T6'	$B + C = C + B$	Commutativity
T7	$(B \bullet C) \bullet D = B \bullet (C \bullet D)$	T7'	$(B + C) + D = B + (C + D)$	Associativity
T8	$(B \bullet C) + (B \bullet D) = B \bullet (C + D)$	T8'	$(B + C) \bullet (B + D) = B + (C \bullet D)$	Distributivity
T9	$B \bullet (B + C) = B$	T9'	$B + (B \bullet C) = B$	Covering
T10	$(B \bullet C) + (B \bullet \bar{C}) = B$	T10'	$(B + C) \bullet (B + \bar{C}) = B$	Combining
T11	$(B \bullet C) + (\bar{B} \bullet D) + (C \bullet D)$ $= B \bullet C + \bar{B} \bullet D$	T11'	$(B + C) \bullet (\bar{B} + D) \bullet (C + D)$ $= (B + C) \bullet (\bar{B} + D)$	Consensus
T12	$\overline{B_0 \bullet B_1 \bullet B_2 \dots}$ $= (\bar{B}_0 + \bar{B}_1 + \bar{B}_2 \dots)$	T12'	$\overline{B_0 + B_1 + B_2 \dots}$ $= (\bar{B}_0 \bullet \bar{B}_1 \bullet \bar{B}_2 \dots)$	De Morgan's Theorem

De Morgan Kuralı


NAND



$$Y = \overline{AB} = \overline{A} + \overline{B}$$

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR



$$Y = \overline{A + B} = \overline{A} \overline{B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Örnek

A	B	Y	\bar{Y}
0	0	0	1
0	1	0	1
1	0	1	0
1	1	1	0

\bar{Y} ye ait sum of product formundan; De Morgan kullanılarak Y product of sum formunu çıkarınız

A	B	Y	\bar{Y}	minterm
0	0	0	1	$\bar{A} \bar{B}$
0	1	0	1	$\bar{A} B$
1	0	1	0	$A \bar{B}$
1	1	1	0	$A B$

$$\bar{Y} = \bar{A} \bar{B} + \bar{A} B$$

$$\bar{\bar{Y}} = Y = \overline{\bar{A} \bar{B} + \bar{A} B} = (\overline{\bar{A} \bar{B}})(\overline{\bar{A} B}) = (A + B)(A + \bar{B})$$

Denklem indirgeme

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$$

Denklemini indirgeyiniz

Step	Equation	Justification
	$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$	
1	$\overline{B} \overline{C}(\overline{A} + A) + A \overline{B} C$	T8: Distributivity
2	$\overline{B} \overline{C}(1) + A \overline{B} C$	T5: Complements
3	$\overline{B} \overline{C} + A \overline{B} C$	T1: Identity

Denklem indirgeme

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$$

Denklemini indirgeyiniz

Step	Equation	Justification
	$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$	
1	$\overline{B} \overline{C}(\overline{A} + A) + A \overline{B} C$	T8: Distributivity
2	$\overline{B} \overline{C}(1) + A \overline{B} C$	T5: Complements
3	$\overline{B} \overline{C} + A \overline{B} C$	T1: Identity


$$\overline{B} \overline{C}$$

$$A \overline{B}$$

Denklem indirgeme

$$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$$


Denklemini indirgeyiniz

$$B = B + B + B + B \dots$$

Step	Equation	Justification
	$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$	
1	$\overline{A} \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} \overline{C} + A \overline{B} C$	T3: Idempotency
2	$\overline{B} \overline{C}(\overline{A} + A) + A \overline{B}(\overline{C} + C)$	T8: Distributivity
3	$\overline{B} \overline{C}(1) + A \overline{B}(1)$	T5: Complements
4	$\overline{B} \overline{C} + A \overline{B}$	T1: Identity

Lojik ifadelerden Lojik Kapılara (sematik)

$$Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$





wires connect
at a T junction

wires connect
at a dot

wires crossing
without a dot do
not connect

Lojik ifadelerden Lojik Kapılara (sematik)

$$Y = \overline{B} \overline{C} + A \overline{B}$$



Konferans Salonu Kullanım Problemi

Konferans Salonunu Kullananlar:

- 0: Yurt Müdürü
- 1: Öğretim Üyesi
- 2: Bölüm Başkanı
- 3: Dekan

Çakışma meydana gelmemesi için gerekli işlemleri gerçekleştiren lojik devreyi ciziniz.
Cizilen devreye ait doğruluk tablosunu ve Boolean denklemlerini yazınız.

Sistem girişleri:

A0, A1, A2, A3

Sistem çıkışları:

Y0, Y1, Y2, Y3


Kullanıcı önceliği:

A0 → Y0: Yurt Müdürü

A1 → Y1: Öğretim Üyesi


A2 → Y2: Bölüm Başkanı

A3 → Y3: Dekan



Dört Girişli Öncelik Devresi


$A_0 \rightarrow Y_0$: Yurt Müdürü
 $A_1 \rightarrow Y_1$: Öğretim Üyesi
 $A_2 \rightarrow Y_2$: Bölüm Başkanı
 $A_3 \rightarrow Y_3$: Dekan



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

Dört Girişli Öncelik Devresi

$A_0 \rightarrow Y_0$: Yurt Müdürü
 $A_1 \rightarrow Y_1$: Öğretim Üyesi
 $A_2 \rightarrow Y_2$: Bölüm Başkanı
 $A_3 \rightarrow Y_3$: Dekan




A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

ÇOK SEVİYELİ BİRLESİK MANTIK


Sum of products formunda girişler AND lojik seviyelerinden ve çıkışlar OR lojik seviyelerinden oluştuğu için iki seviyeli lojik seklinde adlandırılır.

XOR3




$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



ÇOK SEVİYELİ BİRLESİK MANTIK

XOR3







$$Y = A \oplus B \oplus C$$

$$A \oplus B \oplus C = (A \oplus B) \oplus C$$







Tersleyici itme




$$Y = \bar{A}\bar{B}C + \bar{D}$$

Tersleyici itme







$$Y = \bar{A}\bar{B}C + \bar{D}$$




$$Y = \bar{A}\bar{B}C + \bar{D}$$

Tersleyici itme CMOS Lojik



illegal X Degeri

$X \rightarrow$ HIGH/LOW degeri
(forbidden zone)



X degeri ile sürülen devreler, devre elemanlarının özelliklerine göre bazen LOW bazende HIGH degeri olarak islem yapabilirler.


X degeri, simülatorlerde baslangıç degeri ile sürülmemis devre elemanlarını sürmek için kullanılır.

X degeri dogruluk tablolarında “don't care” durumları için kullanılır

Kayan Z Degeri

$Z \rightarrow$ HIGH/LOW DEĞİL degeri

floating, high impedance, high Z



E	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1


Z degeri ile sürülen devreler, devre elemanlarının özelliklerine göre bazen LOW bazende HIGH degeri olarak islem yapabilirler.

Lojik islemler sürerken görülen Z degeri hata anlamına gelmez.


Devre girisine voltaj baglamamak veya baglanmamıs bir girisin 0 degerine sahip oldugunu varsaymak Z degerine sebep olur.

Devreye dokunmak, statik elektrik sebebiyle devrenin Z ile sürülmesine yeterli olabilir.

Ortak Yol Kullanımı



<i>E</i>	<i>A</i>	<i>Y</i>
0	0	Z
0	1	Z
1	0	0
1	1	1



Harita Yöntemi ile Sadeleştirme(Karnaugh Map Minimization)

- Görsel bir sadeleştirme yöntemidir.
 - Yakınlık özelliğini kullanır.
 - En küçük deyim bulur.
 - Kullanımı kolay ve hızlıdır.
- Problemler:
 - Belirli sayıda degiskene uygulanabilir. (4 ~ 8)
 - Doğruluk tablosundan haritaya geçirirken yanlışlar yapılabilir.
 - Haritadaki hücreler doğru bir şekilde gruplanmayabilir.
 - Son deyim yanlış okunabilir.

		A B			
C D		00	01	11	10
	00	0 1	4	12	8 1
01		1	5	13	9 1
		3	7	15	11 1
11		2 1	6	14	10 1


Harita Yöntemi ile Sadeleştirme(Karnaugh Map Minimization)

- Harita belli sayıda hücreden oluşan bir 2 boyutlu dizgedir.
 - Her kare doğruluk tablosundaki bir satıra karşılık gelir
 - ilgili satır için Y çıktısının değerini içerir.
- Hücrelerin yerleşimi
 - Bitisik terimlerde sadece 1 degisken degeri farklıdır. örn. m6 (110) and m7 (111)

		A B			
C D		00	01	11	10
	00	0 1	4	12	8 1
01		1	5	13	9 1
	11	3	7	15	11 1
10		2 1	6	14	10 1


Gruplama - Bitisiklik ilkesinin uygulanması

- iki hücre aynı degere sahip (1) ve birbirlerine komşu ise, deyimler bitisiktir.
- Gruplar üst üste gelebilir
- Grup sayısı 2 nin kuvveti. (1, 2, 4, 8)
- 1 ler ve 0 lar gruplandırılabilir.



İçerikler(Implicants) ve Asal içerikler (Prime Implicants)

- Daha büyük bir grubun parçası olan tek bir hücre ya da bir grup hücreye içerik denir.
- En büyük gruba asal içerik denir.
- Tek bir hücre de asal içerik olabilir.
- Tüm değerleri (1 leri) içeren içeriklerin herhangi istenilen islevi gösterir.
- Tüm değerleri (1 leri) içeren asal içeriklerin en küçük kümesi, islevin en küçük deyim ile gösterimini verir.
 - Birden fazla en küçük küme olabilir.



K Haritaları Kuralları

Tüm 1 leri kapsayacak en az çemberi kullanılmalıdır.

Çemberin içindeki tüm kareler 1 içermelidir.

Gruplamalarda seçilen kutu sayısı 1,2,4,8,16,...olmalıdır.

Herbir çember olabildigince büyük olmalıdır.

Karsılıklı köşe ve kenarlardaki kareler birbirlerine komşu kare sayılırlar.

Harita içindeki 1 degeri en az çemberi saglamak için birden fazla çember içinde olabilir.

Bitisik terimlerde sadece 1 degisken degeri farklıdır. örn. m6 (110) and m7 (111)

A \ B	00	01	11	10
C \ D	00 0 1	01 4	11 12	10 8 1
01 1		5	13	9 1
11 3		7	15	11 1
10 2	1	6	14	10 1

Gray Kod

GEMi kelimesinin iNEK kelimesine dönüşümü;
Kural her bir adımda sadece bir harf degisebilir.

GEMi,
iEMi,
iEMK,
iNMK,
iNEK

ABCD	
0000	
0001	
0011	
0010	
0110	
0111	
0101	
0100	
1100	
1101	
1111	
1110	
1010	
1011	
1001	
1000	

Dogruluk Çizelgesi ve Bitisiklik (adjacency)

Standart dogruluk çizelgesi



A	B	C	D	minterm
0	0	0	0	m0
0	0	0	1	m1
0	0	1	0	m2
0	0	1	1	m3
0	1	0	0	m4
0	1	0	1	m5
0	1	1	0	m6
0	1	1	1	m7
1	0	0	0	m8
1	0	0	1	m9
1	0	1	0	m10
1	0	1	1	m11
1	1	0	0	m12
1	1	0	1	m13
1	1	1	0	m14
1	1	1	1	m15

Gray kodları

A	B	C	D	minterm
0	0	0	0	m0
0	0	0	1	m1
0	0	1	1	m3
0	0	1	0	m2
0	1	1	0	m6
0	1	1	1	m7
0	1	0	1	m5
0	1	0	0	m4
1	1	0	0	m12
1	1	0	1	m13
1	1	1	1	m15
1	1	1	0	m14
1	0	1	0	m10
1	0	1	1	m11
1	0	0	1	m9
1	0	0	0	m8

Gray Kodlarından Haritaya

ABCD	
0000	
0001	
0011	
0010	
0110	
0111	
0101	
0100	
1100	
1101	
1111	
1110	
1010	
1011	
1001	
1000	



	AB			
CD \	00	01	11	10
00				
01				
11				
10				

Harita (K-Maps)

1 degiskenli harita $2^1 = 2$


2 degiskenli harita $2^2 = 4$

3 degiskenli harita $2^3 = 8$


4 degiskenli harita $2^4 = 16$

hücreye sahiptir


1 değişken




2 değişken




3 değişken




4 değişken



Harita (K-Maps)



4 değişkenli




3 değişkenli

En üst ve en alttaki hücreler, en sağ ve en sol hücreler de bitişiktir.


1'

Dogruluk Tablosundan Haritaya

Dogruluk tablosundaki satırların sayısı ile haritanın hücrelerinin sayısı aynı olmalıdır.!




Harita ile Sadeleştirme



Grupların okunması

	1leri gruplama	0ları gruplama
Değişken değişiyor	<i>Dahil etme</i>	<i>Dahil etme</i>
Değişken sabit 0	tümleri	kendisi
Değişken sabit 1	kendisi	tümleri



2-Degiskenli Harita

Satır	A B	F(A,B)
0	0 0	0
1	0 1	1
2	1 0	1
3	1 1	1

A	0	1
B		
0	r0	r2
1	r1	r3

Satır 0,
 $A=0, B=0$

A	0	1
B		
0	0	1
1	1	1

$$F(A,B) = A + B$$

2-Degiskenli Harita

Satır	A B	F1(A,B)
0	0 0	0
1	0 1	1
2	1 0	1
3	1 1	0

B \ A	0	1
	0	1
0	0	1
1	1	0

$$F1(A,B) = A' B + A B'$$

Satır	A B	F2(A,B)
0	0 0	0
1	0 1	0
2	1 0	0
3	1 1	1

B \ A	0	1
	0	1
0	0	0
1	0	1

$$F2(A,B) = A B$$


3 Degiskenli Harita

Satır	A B C	F(A,B,C)
0	0 0 0	1
1	0 0 1	0
2	0 1 0	1
3	0 1 1	0
4	1 0 0	0
5	1 0 1	0
6	1 1 0	1
7	1 1 1	0

$$F(A,B,C) = \Sigma m(0,2,6)$$

$$F'(A,B,C) = \Sigma m(1,3,4,5,7)$$

$$F(A,B,C) = \pi M(1,3,4,5,7)$$



K Haritaları

Sum of Product

$$Y = \overline{A} \overline{B} \overline{C} + \overline{A} \overline{B} C = \overline{A} \overline{B} (\overline{C} + C) = \overline{A} \overline{B}$$

Y \ C \ AB		00	01	11	10
		0	1	1	0
Y	0	$\overline{A} \overline{B} \overline{C}$	$\overline{A} \overline{B} C$	$A \overline{B} \overline{C}$	$A \overline{B} C$
	1	$\overline{A} \overline{B} C$	$\overline{A} B C$	$A B C$	$A \overline{B} C$

Y \ C \ AB		00	01	11	10
		0	1	1	0
Y	0	1	0	0	0
	1	1	0	0	0

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$$\overline{A} \overline{B}$$

Y \ C \ AB		00	01	11	10
		0	1	1	0
Y	0	1	0	0	0
	1	1	0	0	0

Örnek: K Haritaları



$$Y = F(A, B, C)$$

Y C	AB			
	00	01	11	10
0	1	0	1	1
1	1	0	0	1

Y C	AB			
	00	01	11	10
0	1	0	1	1
1	1	0	0	1

$Y = A\bar{C} + \bar{B}$

Yedi Parçalı Display Decoder



$D_{3:0}$	S_a	S_b	S_c	S_d	S_e	S_f	S_g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
others	0	0	0	0	0	0	0

Sa ve Sb için K Haritası


$D_{3:0}$	S_a	S_b	S_c	S_d	S_e	S_f	S_g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
others	0	0	0	0	0	0	0

		S_a			
		$D_{3:2}$			
$D_{1:0}$		00	01	11	10
	00	1	0	0	1
	01	0	1	0	1
	11	1	1	0	0
	10	1	1	0	0


		S_b			
		$D_{3:2}$			
$D_{1:0}$		00	01	11	10
	00	1	1	0	1
	01	1	0	0	1
	11	1	1	0	0
	10	1	0	0	0

Sa ve Sb için K Haritası

$D_{3:0}$	S_a	S_b	S_c	S_d	S_e	S_f	S_g
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
others	0	0	0	0	0	0	0



$$S_a = \bar{D}_3 D_1 + \bar{D}_3 D_2 D_0 + D_3 \bar{D}_2 \bar{D}_1 + \bar{D}_2 \bar{D}_1 \bar{D}_0$$



$$S_b = \bar{D}_3 \bar{D}_2 + \bar{D}_2 \bar{D}_1 + \bar{D}_3 D_1 D_0 + \bar{D}_3 \bar{D}_1 \bar{D}_0$$

Önemsiz Durumlar

S_a $D_{3:2}$
 $D_{1:0}$

	00	01	11	10
00	1	0	X	1
01	0	1	X	1
11	1	1	X	X
10	1	1	X	X

$$S_a = D_3 + D_2 D_0 + \bar{D}_2 \bar{D}_0 + D_1$$


S_b $D_{3:2}$
 $D_{1:0}$

	00	01	11	10
00	1	1	X	1
01	1	0	X	1
11	1	1	X	X
10	1	0	X	X

$$S_b = \bar{D}_2 + D_1 D_0 + \bar{D}_1 \bar{D}_0$$

Birlesik Lojik Blokları - Multiplexer (Çoklayıcılar)

2:1 MUX




S	D_1	D_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Birlesik Lojik Blokları - Multiplexer (Çoklayıcılar)

Y D _{1:0} S		D _{1:0}			
		00	01	11	10
0	0	0	1	1	0
1	0	0	1	1	1


$$Y = D_0 \bar{S} + D_1 S$$







Birlesik Lojik Blokları - Multiplexer (Çoklayıcılar)

Y D _{1:0} S		00	01	11	10
		0	1	1	0
0	0	0	1	1	0
1	0	0	1	1	1

$$Y = D_0 \bar{S} + D_1 S$$




Birlesik Lojik Blokları - Multiplexer (Çoklayıcılar)





Multiplexer Lojik (Çoklayıcılar)

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$Y = AB$



Multiplexer Lojik (Çoklayıcılar)




Multiplexer Lojik Örnek-1

Ayşe dönem ödevini bitirmek için aşağıdaki fonksiyonu gerçekleştirmek istiyor. Ancak laboratuvarında sadece 8:1 multiplexer vardır.

$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0




Multiplexer Lojik Örnek -2

Ayşe ödev sunumundan önce devresine yanlışlıkla 20V vererek yaktı. Panikle arkadaşasından 4:1 mux ve bir tersleyici aldı ve devreyi gerçekleştirme istiyor.


$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0


A	B	Y
0	0	\bar{C}
0	1	C
1	0	1
1	1	0




Decoder lojik




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



Zamanlama




Yayılma ve Kirlenme Gecikmesi




t_{pd} : Yayılma gecikmesi

t_{cd} : Kirlenme gecikmesi

Yayılma Gecikmesi




Yayılma Gecikmesi




$$t_{pd} = 2t_{pd_AND} + t_{pd_OR}$$

Kirlenme Gecikmesi



$$t_{cd} = t_{cd_AND}$$

Gecikmelerin Tespiti Örneği




$t_{pd} = 100 \text{ ps}$

$t_{cd} = 60 \text{ ps}$


Gecikmelerin Tespiti Örnek

critical path



$$t_{pd} = 3 \times 100 \text{ ps} = 300 \text{ ps}$$


shortest path




$$t_{cd} = 2 \times 60 \text{ ps} = 120 \text{ ps}$$

Çoklayıcı (Mux) Zamanlama


Asagıdaki Mux devrelerinin zamanlamalarını karsılaştırın



(a)





(b)



(c)

Gate	t_{pd} (ps)
NOT	30
2-input AND	60
3-input AND	80
4-input OR	90
tristate (A to Y)	50
tristate (enable to Y)	35

Çoklayıcı (Mux) Zamanlama



Gate	t_{pd} (ps)
NOT	30
2-input AND	60
3-input AND	80
4-input OR	90
tristate (A to Y)	50
tristate (enable to Y)	35


t_{pd_sy} : S ile Y arasındaki yayılma gecikmesi

t_{pd_dy} : D ile Y arasındaki yayılma gecikmesi


$$t_{pd} = \max(t_{pd_sy}, t_{pd_dy})$$

Çoklayıcı (Mux) Zamanlama


Gate	t_{pd} (ps)
NOT	30
2-input AND	60
3-input AND	80
4-input OR	90
tristate (A to Y)	50
tristate (enable to Y)	35



$$\begin{aligned}
 t_{pd_sy} &= t_{pd_INV} + t_{pd_AND3} + t_{pd_OR4} \\
 &= 30 \text{ ps} + 80 \text{ ps} + 90 \text{ ps} \\
 &= \mathbf{200 \text{ ps}} \\
 t_{pd_dy} &= t_{pd_AND3} + t_{pd_OR4} \\
 &= \mathbf{170 \text{ ps}}
 \end{aligned}$$




$$\begin{aligned}
 t_{pd_sy} &= t_{pd_INV} + t_{pd_AND2} + t_{pd_TRI_sy} \\
 &= 30 \text{ ps} + 60 \text{ ps} + 35 \text{ ps} \\
 &= \mathbf{125 \text{ ps}} \\
 t_{pd_dy} &= t_{pd_TRI_ay} \\
 &= \mathbf{50 \text{ ps}}
 \end{aligned}$$



$$\begin{aligned}
 t_{pd_s0y} &= t_{pd_TRLSY} + t_{pd_TRI_AY} = \mathbf{85 \text{ ns}} \\
 t_{pd_dy} &= 2 t_{pd_TRI_AY} = \mathbf{100 \text{ ns}}
 \end{aligned}$$


Tek girişin çoklu çıkışı tetiklemesi





		AB			
		00	01	11	10
C	0	1	0	0	0
	1	1	1	1	0

$$Y = \bar{A}\bar{B} + BC$$

Tek girişin çoklu çıkışı tetiklemesi



Tek girişin çoklu çıkışı tetiklemesi



Y	C	AB			
		00	01	11	10
	0	1	0	0	0
	1	1	1	1	0

$Y = \bar{A}\bar{B} + BC$

Y	C	AB			
		00	01	11	10
	0	1	0	0	0
	1	1	1	1	0

$Y = \bar{A}\bar{B} + BC + \bar{A}C$

Sorular



https://web.cs.hacettepe.edu.tr/~aykut/classes/fall2012/bbm231/sunumlar/lecture3_4.pdf