# On the practical study of IR-based Value Set Analysis


#### Hyunki Kim

Graduate School of Information Security
KAIST
December 16, 2019



#### **Motivation**

- U.S. gov, software vulnerabilities are on the rise (2018)
  - Almost software vulnerabilities are occurred by binary variables
- ❖ 2019 CWE top 25 related to variables
  - Improper input validation
  - Use after free
  - Integer overflow
  - **–** ...



Statistics on software vulnerability reported since 1988 – 2018/3(NIST)



#### Previous research

- Variable recovery technique
  - Executable Analysis using Abstract Interpretation with Circular Linear Progressions (2007)
    - CLPs (Circular Linear Progressions)
    - Rathijit Sen and Y. N. Srikant
  - WYSINWYX: WHAT YOU SEE IS NOT WHAT YOU EXECUTE (2007)
    - VSA (Value Set Analysis)
    - Gogul Balakrishnan
    - Popular method for variables recovery (by Sec'19)
    - Strided-interval expression with memory region and abstract location
  - Analyzing Stripped Device-Driver Executables (2008)
    - Gogul Balakrishnan and Thomas Reps
  - **–** ...



#### Previous research

- Variable recovery technique
  - Executable Analysis using Abstract Interpretation with Circular Linear Progressions (2007)
    - CLPs (Circular Linear Progressions)
    - Rathijit Sen and Y. N. Srikant
  - WYSINWYX: WHAT YOU SEE IS NOT WHAT YOU EXECUTE (2007)
    - VSA (Value Set Analysis)
    - Gogul Balakrishnan
    - Popular method for variables recovery (by Sec'19)
    - Strided-interval expression with memory region and abstract location
  - Analyzing Stripped Device-Driver Executables (2008)
    - Gogul Balakrishnan and Thomas Reps
  - **–** ...



#### Goals

- Variables recovery
  - Methodology : Value Set Analysis
    - Close source
  - Framework : B2R2 (Version : May, 2019)
    - State of the art binary analysis tool
    - 2019 NDSS
       Binary Analysis Research workshop
       Best Paper Award

		Lifter Design				IR Characteristics							Architecture Support							
Tool	IR Name	Programming Language	Pure Parallelism	IR Optimization	AST Construction	Metadata Embedding	Explicit	Self- Contained <sup>5</sup>	Hash-consed IR Support	x86 SIMD Support	Big Integer Splitting	98x	x86-64	ARMv7	ARMv8	Thumb	MIPS32	MIPS64	PPC32	PPC64
angr [43]	VEX <sup>2</sup> (Valgrind [37])	C & Python	×	/	/	/	X	×	×	/	×	/	1	/	/	/	/	/	/	/
BAP [13]	BIL	OCaml <sup>4</sup>	×	✓	✓	✓	/	✓	×	✓	×	/	1	1	×	×	/	1	/	/
BINSEC [19]	DBA	OCaml	×	×	✓	×	/	✓	×	✓	×	/	X	1	×	×	×	×	×	×
BinNavi [20]	REIL	Java	✓	×	✓	×	/	✓	×	×	×	/	×	×	×	×	×	×	/	×
BitBlaze [44]	Vine	C & OCaml	×	✓	✓	×	1	✓	×	✓	×	/	×	1	×	×	×	×	×	×
Insight [22]	Microcode <sup>3</sup>	C++	✓	×	✓	×	/	/	×	×	X	/	1	1	X	×	×	X	X	×
Jakstab [31]	SSL	Java	1	×	✓	×	/	/	×	✓	×	/	×	×	×	×	×	×	×	×
Miasm [15]	Miasm IR	C & Python	X	×	/	X	X	X	×	/	X	/	1	1	/	/	/	X	/	X
radare2 [4]	ESIL [1]	Ć	1	×	×	×	/	1	×	1	×	/	1	1	1	1	/	1	1	×
rev.ng [18]	LLVM	C++	1	×	✓	×	×	/	×	1	×	/	1	1	×	×	/	×	×	X
B2R2*	LowUIR	F#	✓	✓	✓	✓	1	✓	✓	✓	✓	✓	✓	✓	1	✓	✓	✓	X	X

Existing open-source tools for binary analysis (B2R2: Building an Efficient Front-End for Binary Analysis)



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis



#### Static analysis

- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

sub esp, 44
lea eax, [esp+8]
mov [esp+0], eax
mov edx, 0
inc edx
add ebx, 2

..



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
    lea eax, [esp+8]
   mov [esp+0], eax
      mov edx, 0
        inc edx
      add ebx, 2
        edx = 1
0x80...02 \le ebx \le +inf
```



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
     lea eax, [esp+8]
    mov [esp+0], eax
       mov edx, 0
         inc edx
       add ebx, 2
         edx = 1
0x80...02 \le ebx \le +inf
  \{ a = 1 \text{ or } 7 \mid 1 \le a \le 7 \}
```



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- **→** Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
   lea eax, [esp+8]
   mov [esp+0], eax
      mov edx, 0
        inc edx
      add ebx, 2
     edx = 0[1,1]
ebx = 1[0x80...02, +inf]
```



#### Static analysis

- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
    lea eax, [esp+8]
   mov [esp+0], eax
      mov edx, 0
        inc edx
      add ebx, 2
     edx = 0[1,1]
ebx = 1[0x80...02, +inf]
```

 $\{ a = 1 \text{ or } 7 \mid a = 6[1,7] \}$ 



#### Static analysis

- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

sub esp, 44
lea eax, [esp+8]
mov [esp+0], eax
mov edx, 0
inc edx
add ebx, 2

. . .

Register("esp")
[Global SI:1[0xFFFFFBC,
0xFFFFFBC]]



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
       lea eax, [esp+8]
      mov [esp+0], eax
         mov edx, 0
           inc edx
         add ebx, 2
Register("esp")
[Global SI:1[0xFFFFFFBC,
0xFFFFFBC]]
Register("eax") [Global SI:1[-inf, +inf]
```



- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis

```
sub esp, 44
       lea eax, [esp+8]
      mov [esp+0], eax
          mov edx, 0
            inc edx
         add ebx, 2
Register("esp")
[Global SI:1[0xFFFFFBC,
0xFFFFFBC]]
Register("eax") [Global SI:1[-inf, +inf]]
Register("edx") [Global SI:0[0,0]]
```





#### Static analysis


- Code-based flow analysis
- Limited analysis time
- → Abstract interpretation + interval analysis
  - Using approximation with intervals
- → Strided-interval analysis
  - Using stride in interval analysis
- → Value set analysis


```
sub esp, 44
lea eax, [esp+8]
mov [esp+0], eax
mov edx, 0
inc edx
add ebx, 2
...
Register("esp")
[Global SI:1[0xFFFFFBC,
0xFFFFFBC]]
```

Register("eax") [Global SI:1[-inf, +inf]]










mov ebx, eax add ebx, 4

Assembly Instruction

MemVar("main",-20L) [Stack SI:1[0x1, 0x4]] Register("RSP") [Global SI:1[0x20, 0x20]] Flag("OF") [Global SI: 0[0x1, 0x1]]

Value Set Analysis



Def (PCVar (62, 28), Num 0x33:l64)
Def (RegVar (64, 1, "RSP", 1),
BinOp (ADD, 64, Num 0x1:l64, Num 0x2:l64))

**B2R2 IR Instruction** 

MemVar("main",-20L) [Stack SI:1[0x1, 0x4]] Register("RSP") [Global SI:1[0x20, 0x20]] Flag("OF") [Global SI: 0[0x1, 0x1]]

Value Set Analysis




### IR Interpreter

- Pros and Cons
  - Pros
    - Various language supporting
      - Register name lifting
    - Hardware specific details are encoded in assembly
      - Flag instruction
    - Simple operation
  - Cons
    - Too much instruction
      - One assembly code → several IR code



### IR Interpreter



METADATA	$\boldsymbol{\mu}$	::=	ExprInfo * ConsInfo
			ExprInfo
ENDIAN	$\epsilon$	::=	BEndian   LEndian
UNOP	$\Diamond_u$	::=	NEG   NOT
BINOP	Ôb.	::=	ADD   SUB   MUL   DIV   SDIV   MOD
	V 0		SMOD   SHL   SHR   SAR   AND   OR   XOR   CONCAT
RELOP	$\Diamond_r$	::=	EQ   NEQ   GT   GE   SGT   SGE   LT   LE   SLT   SLE
CASTOP	$\Diamond_c$	::=	ZeroExt   SignExt
EXPRESSION	exp	::=	Num value size
		i i	Var name size
			PCVar name size
		i i	TempVar name size
			Name name
			UnOp $\Diamond_u$ $exp$ $\mu$
		i i	BinOp $\Diamond_b \ exp \ exp \ \mu$
			RelOp $\Diamond_r exp exp \mu$
		i i	Load $\epsilon$ size $exp \mu$
		i i	ITE $exp exp exp \mu$
			Cast $\Diamond_c$ size $exp \mu$
		i i	Extract exp pos size
		i	Undefined size
STATEMENT	stmt	::=	ISMark addr len
		i i	IEMark addr
		i	LMark <i>name</i>
		i i	Put $exp\ exp$
		i	Store $\hat{\epsilon} \ exp \ exp$
		i	Jmp $oldsymbol{exp}$
		i	CJmp $exp\ exp\ exp$
		İ	InterJmp $exp\ exp$
		i	InterCJmp $exp\ exp\ exp$
		i_	SideEffect SideEffect

IR syntax of B2R2




Flow sensitive


Path sensitive





Flow sensitive



! Path sensitive









#### Flow sensitive

- Recovery rate (vs path sensitive)
  - Analyze all basic blocks



#### Path sensitive






#### Path sensitive

#### Pros

- Completeness (vs Flow sensitive)
  - Do not merge value sets
- Simplified value-set structure
  - Do not have multiple memory region at same time
- Efficiency
  - No analysis a dead code


#### Cons

- Path explosion
  - Unknown value such as user input





### Path-sensitive analysis



#### Problem


 Do not consider overlap memory ex) array optimization




#### Problem

 Do not consider overlap memory ex) array optimization

Int  $a[8] = \{0, \}$ 





Int a[8] = {0, }
a[3] = x
b = a[3]

MemVar("main",-12L, 32)



-12

-8

MemVar("main",-16L, 64)

MemVar("main",-8L, 64)

SysSec
System Security Lab

```
function (Memory Load)
Let vs_{R1} = in[R1], (F,P) = *(vs_{R1}.Si, vs_{R1}.size)
if (|P| = 0) then
                                                                                    MemVar("main",-32L, 64)
  out[R1] = \bigcup^{vs} \{in[v] \mid v \in F\}
else
                                                                     -24
  out[R1] = T^{vs}
end if
                                                                                    MemVar("main",-24L, 64)
return out
                                                                     -16
                                                                     -12
                                                                                   MemVar("main",-16L, 64)
                                                                      -8
                                                                                    MemVar("main",-8L, 64)
                                 MemVar("main",-12L, 32)
```

```
function (Memory Load)
Let vs_{P1} = in[R1], (F, P) = *(vs_{P1}.Si, vs_{P1}.size)
if (|P| = 0) then
                                                                                MemVar("main",-32L, 64)
  out[R1] = \bigcup^{vs} \{in[v] \mid v \in F\}
else
                                                                  -24
  out[R1] = T^{vs}
end if
                                                                                MemVar("main",-24L, 64)
return out
                                                                  -16
Do not infer overlapped memory
                                                                  -12
                                                                               MemVar("main",-16L, 64)
(Over-approximation)
                                                                   -8
                                                                                MemVar("main",-8L, 64)
                               MemVar("main",-12L, 32)
```

```
function \text{ (Memory Load)}
\text{Let } vs_{R1} = in[R1], \quad (F,P) = * (vs_{R1}.Si, \quad vs_{R1}.size)
\text{if } (|P| = 0) \text{ then}
out[R1] = \cup^{vs} \{in[v] \mid v \in F\}
\text{else}
out[R1] = T^{vs}
\text{end if}
\text{return out}
```



Do not infer overlapped memory (Over-approximation)

```
function (Memory Load)
Let vs_{R1} = in[R1], (F,P) = *(vs_{R1}.Si, vs_{R1}.size)
if (|P| = 0) then
   out[R1] = \bigcup^{vs} \{in[v] \mid v \in F\}
else if (|F| = 0 \ and \ |P| > 0)
   for each v \in P or v \in F do
   if (vs_{t1} > v)
     Let vs_{t1} = in[v] \gg^{vs} c
      out[R1] = \bigcup^{vs} vs_{t1}
   end for
else
   out[R1] = T^{vs}
end if
return out
```



```
function (Memory Store)
Let vs_{R1} = in[R1], vs_{R2} = in[R2], (F,P) = *(vs_{R1}.Si, vs_{R1}.size)
if (|F| = 1 \land |P| = 0) then
                                                                                           MemVar("main",-32L, 64)
  out[v] = vs_{R2}, where v \in F
else
                                                                           -24
end if
for each v \in P do
                                                                                           MemVar("main",-24L, 64)
 out[v] = T^{vs}
end for
                                                                           -16
return out
                                                                           -12
                                                                                           MemVar("main",-16L, 64)
                                                                             -8
                                                                                            MemVar("main",-8L, 64)
                                    MemVar("main",-12L, 32)
```

# Memory load & store

```
function (Memory Store)
Let vs_{R1} = in[R1], vs_{R2} = in[R2], (F,P) = *(vs_{R1}.Si, vs_{R1}.size)
if (|F| = 1 \land |P| = 0) then
                                                                                      MemVar("main",-32L, 64)
  out[v] = vs_{R2}, where v \in F
else
                                                                       -24
end if
for each v \in P do
                                                                                      MemVar("main",-24L, 64)
 out[v] = T^{vs}
end for
                                                                       -16
return out
                                                                       -12
                                                                                     MemVar("main",-16L, 64)
Do not infer overlapped memory
(Over-approximation)
                                                                        -8
                                                                                      MemVar("main",-8L, 64)
                                 MemVar("main",-12L, 32)
```



# Memory load & store

```
\begin{array}{l} \textit{function} \ (\mathsf{Memory} \ \mathsf{Store}) \\ \mathsf{Let} \ \textit{vs}_{R1} = in[R1], \ \textit{vs}_{R2} = in[R2], \ (\textit{F},\textit{P}) = * \left(\textit{vs}_{R1}.\textit{Si}, \ \textit{vs}_{R1}.\textit{size}\right) \\ \mathsf{if} \ (|\textit{F}| = 1 \ \land |\textit{P}| = 0) \ \mathsf{then} \\ \textit{out}[v] = \textit{vs}_{R2}, \mathsf{where} \ \textit{v} \in \textit{F} \\ \mathsf{else} \\ \dots \\ \mathsf{end} \ \mathsf{if} \\ \mathsf{for} \ \mathsf{each} \ \textit{v} \in \textit{P} \ \mathsf{do} \\ \textit{out}[v] = \textit{T}^{\textit{vs}} \\ \mathsf{end} \ \mathsf{for} \end{array}
```

Do not infer overlapped memory (Over-approximation)


```
function \text{ (Memory Store)}
\text{Let } vs_{R1} = in[R1], \ vs_{R2} = in[R2], \ (F,P) = * (vs_{R1}.Si, \ vs_{R1}.size)
\text{if } (|F| = 1 \land |P| = 0) \text{ then}
out[v] = vs_{R2}, \text{where } v \in F
\text{else}
\dots
\text{end if}
\text{for each } v \in P \text{ or } v \in F \text{ do}
\text{if } (vs_{R2} > v)
out[v] = vs_{R2} \ll^{vs} c
\dots
\text{end for}
\text{return out}
```



return out

# **Loop Analysis**

- Loop pre-detection process
  - Find back-edge, tail, and head with CFG
  - 2. Back-trace from tail to head → loop body
  - 3. Save edges to escape loop from head
    - If a loop has multiple conditions, we must pass multiple edges to escape
  - 4. Merge a loop if tail or head already exist
- Loop escape
  - If current BBL is not in loop body
  - Current state = previous state
  - Loop count > x (for infinite loop)





# **Evaluation process**

#### ❖ Goal

- Show variables recovery rate
  - Precision, recall

#### ❖ How?

- Get local variables with dwarf information (ground truth)
- Compare our tool with other tool
- Compare various options
  - InterProcedural vs interProcedural + intraProcedural
  - O0 vs O3

#### Limitation

- DWARF parsing error
- Path explosion
  - Loop, implementation error, ...



# **Experimental setup**

- Evaluation dataset
  - GCC 8.2.0
  - Total 89 coreutils-8.29 program
- Ground truth
  - Ilvm-dwarfdump v6.0.0
- Comparison target
  - IDA Pro v6.95
- Machine spec
  - Intel® Core™ i7-8700 CPU @ 3.20GHz x 12
  - DDR3 RAM 15.6 GB
  - 512GB SSD
  - Ubuntu 18.04



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.**..

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	56% (4.4%)	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	$52\% \ (15.0\%)$	83% (12.5%)



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - ...

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	56%~(4.4%)	$91\% \ (3.1\%)$	80% (2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17% (13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error

...

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	$91\% \ (3.1\%)$	80% (2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	$52\% \ (15.0\%)$	83%~(12.5%)

	IR-base	ed VSA
	BBL	Recall
High-coverage	89.5%	95.7%
Low-coverage	34.3%	34.8%

	Ι	R-based VSA	IDA
	BBL	BBL (by function)	BBL
O0-intra	77.9%	79.0% (7.0%)	*
O0-inter	69.0%	$71.0\% \ (9.6\%)$	*
O3-intra	73.2%	73.4%~(6.6%)	*
O3-inter	71.7%	74.0%~(16.0%)	*



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.** . . .

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

	IR-based VSA (No-array)		IDA (No-array)	
	Recall	Precision	Recall	Precision
O0-intra	90% (2.7%)	55% (4.1%)	96% (1.4%)	80% (2.3%)
O0-inter	88% (3.6%)	$56\% \ (4.4\%)$	96%~(1.5%)	80%~(2.3%)
O3-intra	14%~(11.6%)	3% (3.1%)	57% (13.4%)	83%~(12.2%)
O3-inter	18%~(14.6%)	3% (3.3%)	$58\% \ (15.1\%)$	83%~(12.5%)



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - ...

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	$91\% \ (3.1\%)$	80% (2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

	IR-based VSA (No-array)		IDA (No-array)	
	Recall	Precision	Recall	Precision
O0-intra	90% (2.7%)	55% (4.1%)	96% (1.4%)	80% (2.3%)
O0-inter	88% (3.6%)	56% (4.4%)	96%~(1.5%)	80%~(2.3%)
O3-intra	14% (11.6%)	3% (3.1%)	57% (13.4%)	83% (12.2%)
O3-inter	18% (14.6%)	3% (3.3%)	58% (15.1%)	83% (12.5%)



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.**..

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	56%~(4.4%)	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83%~(12.5%)



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.** . . .

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

```
main
{
    char a[10] = {'0', }
    char b[10] = {'0', }

    for (i=0; i<sizeof(a); i++)
        b[i] = a[i]
}
```



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.** . . .

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

```
main
{
    char a[10] = {'0', }
    char b[10] = {'0', }

    for (i=0; i<sizeof(a); i++)
        b[i] = a[i]
}

i = [0, +inf]
```



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - **.** . . .

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	$91\% \ (3.1\%)$	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

ESP= -4 or -8 or -12 or -13 
$$\rightarrow$$
 ESP = 1[-13, -4]



- ❖ vs IDA Pro v6.95
  - Recall
    - Unvisited BBL by path-sensitive
    - Over-approximation in loop and array
  - Precision
    - DWARF parsing error
    - ...

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83% (12.5%)

```
0 void func_name (...)
{
    4 int argc (DW_OP_fbreg -212)
    8 char** argv (DW_OP_fbreg -224)
    4 int I (DW_OP_fbreg -52)
    8 char* arg (DW_OP_fbreg -64)
    144 stat st (DW_OP_fbreg -208)
}
```



- ❖ 00 vs 03
  - Recall
    - The number of variables
    - Local variables are saved in registers in O3
  - Precision
    - Stack-related instruction
      - pop, push

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	$56\% \ (4.4\%)$	91% (3.1%)	80%~(2.3%)
O3-intra	12%~(10.0%)	4% (3.6%)	52%~(14.0%)	83%~(12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83%~(12.5%)



- ♦ 00 vs 03
  - Recall
    - The number of variables
    - Local variables are saved in registers in O3
  - Precision
    - Stack-related instruction
      - pop, push

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	56%~(4.4%)	91% (3.1%)	80% (2.3%)
O3-intra	12% (10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83%~(12.5%)

```
; int cdecl main(int argc, const char **ar
public main
main proc near
argc = rbx
                        ; int
argv = rbp
                        ; char **
; unwind {
push
       argv
       argv, rsi
push
       argo
       ebx, edi
                        ; argv0
mov
sub
       rsp, 8
       rdi, [rsi]
mov
call
       set program name
```

- ❖ 00 vs 03
  - Recall
    - The number of variables
    - Local variables are saved in registers in O3
  - Precision
    - Stack-related instruction
      - pop, push

	IR-based VSA		IDA	
	Recall	Precision	Recall	Precision
O0-intra	87% (3.5%)	55% (4.1%)	91% (3.2%)	80% (2.3%)
O0-inter	84% (3.8%)	56%~(4.4%)	91% (3.1%)	80% (2.3%)
O3-intra	12% (10.0%)	4% (3.6%)	52%~(14.0%)	83% (12.2%)
O3-inter	17%~(13.9%)	4% (3.4%)	52%~(15.0%)	83%~(12.5%)

```
; int cdecl main(int argc, const char **ar
public main
main proc near
argc = rbx
                        ; int
argv = rbp
                        ; char **
; unwind {
push
        argv
       argv, rsi
       argo
push
       ebx, edi
mov
                        ; argv0
       rsp, 8
       rdi, [rsi]
mov
call
       set_program_name
```

#### **Discussion & Future work**

- Low precision by strided-interval
- Recovery scalability
  - x86, ARM, MIPS, ...
  - O1, O2, O3, ...
  - Heap
- Path-sensitive
  - Contrary to VSA goal that recover all variables in binary
  - Make path-explosion → branch classification
- Loop analysis
  - Widening fixpoint
  - Afterthought inference
  - **–** ...



### Conclusion

- ❖ Studied binary analysis, f#, ...
- Implemented IR-based VSA
  - Flow-sensitive → Path-sensitive
  - Improve memory handling
- Many future works

