ASSIGNMENT CO2

- 1. Explain briefly about the power larerage power discipated by a cmos invertex over one entire time period.
- A the average power dissipated by a cmos inverter over one entire time period consists of three components:
 - static power dissipation (Ps)
 - -> Dynamic power dissipation (Pp)
 - short circuit power dissipation (Pac)
 - . Total power dissipation

where,

- 3. Explain the advantages of linear load Nmos inverter over saturated load Nmos inverter.
- A. Advantagest
- -> Low power consumption: Reduces static power dissipation compared to saturated load.
- → Better Noise margins: Provides improved noise immunity and stable operation.
- > Higher voltage swing: Allows output voltage to reach

- -> Low static Power Dissipation : minimizes unnecessary power loss in steady state.
- -> Faster switching speed! Avoids deep saturation, leading to quick transitions.
- -> simplex Fabrication: Uses depletion-mode Nmos, making circuit design easiex.
- 3. A digital circuit has a known propogation delay of lons. Using the delay estimation formula, calculate the critical path delay for a combinational circuit with 5 logic gates connected in sexies.

 A. Given,

Propogation delay per gate = 10 ns.
Number of gates in series = 5

-> Circlical path delay = Number of gates x Propogation delay pergate
= 5 x 10 ns

= 50 ns.

- 4. Apply the concept of logical effort to size the transistors in a cmos circuit for minimizing delay. Assume a specific fan-out.
- A. Logical effort is a technique used to size transistors in cmos circuit for minimum delay by balancing the drive strength of gates.
 - 1. Fanout (H) > ratio of output load capacitance to input capacitance
 - Logical effort (G) -> A measure of how much harder a gate drives compared to an invester.

Investes = g = 1, NAND2 = g = 418, NOR2 = g = 513

Path Effort (F) -> The product of logical effort and electrical effort.

2. Path Effort

3. optimal No. of stages (N):

4. Optimal Grate Effort:

- 5. Determine Transistor sizes
 - · Assign input capacitance cin to each stage-

Examples

keb, consider circuit with three stages & H = 4

- 1. G = (1) X(4/3) X(5/3) = 20/9
- 2. F= 9 XH = 2019 X4 = 80/9
- 3. N = 1094 (80/9) = 3
- 4. f = F'IN = (8019) 1/3 = 2.3
- 5. To maintain equal errost

Investes size cin=1

NAND2 Size Cin = 2,3

NORQ Size = (2.3)2=5.3

5. For a cmos circuit operating at a specific frequency 100MHz and supply voltage of 15v. calculate the dynamic power dissipation. Consider the gate capacitance as 10MF.

A. Given,

=> Dynamic power dissipation = CLVODfp

6. A scaled - down cmos reduces transistor area by a factor of 1/2. calculate the resulting improvement in the transistor discussions.

A. Given

In cmos, transistor area is & to square of the feature size

Lnew = 0.707 Lold

is Transistor length and width are reduced by a factor of 0.707 (1112). This results in smaller transistor dimensions, leading to improved switching speed, reduced capacitance and lower power consumption.

- The Explain the dynamic behavior of a cmos inverter during switching.
- A. The dynamic behavious of a cmos investes refers to how the output voltage transitions between logic high and logic low when the input changes. The switching process involves:

1. charging Phow (Low to-High):

The process where the output voltage transitions from Low (ov) to High (vop) as the load capacitance charges through the pmos transistor.

2. Discharging Phase (High-to-Low):

The process where the output voltage transitions from HIGH(VDD) to LOW(OV) as the load capacitance discharges through the Nmos transistor.

3. Propogation delay:

Time taken for output to respond to input.

4. Dynamic Power Dissipation:

The power consumed due to switching activity.

8. Design a cmos circuit to drive a capacitive load of 40ff. The circuit consists of 4 stages with a combined signal logical effort of 2. Calculate the optimal stage effort and determine the size of each stage to minimize delay.

A. Given .

1. Path effort

Assume the initial gate has an input capacitance of cin:

2. Optimal stage effort:

$$f = F^{1/N}$$

$$f = \left(2 \times \frac{c_L}{cin}\right)^{1/4} = \left(2 \times \frac{40}{cin}\right)^{1/4}$$

Let, cin = 5ff

$$f = (2 \times \frac{18}{8})^{1/4}$$
 $f = (16)^{1/4}$
 $f = (24)^{1/4}$
 $f = 2$

B. gate size:

-> c1=fxcin = 2x5=10fF

-> c2 = fxc1 = 2 X10 = 20FF

-> C3 = f xC2 = 2 x 20 = 40ff

-> Cy = fxc3 = CL = 40ff

is cy matches with a

To minimize delay, the transistor sizes should be increase by a factor of 2 per stage.

q. For a clock signal routed through an interconnect with R=50. and c=200 ff. calculate the propogation delay using the lumped RC model,

A. Given,

R=501, C=200FF= 200 × 10 15 F

Propogation delay (Rc model):

tp = 0.69 x Rxc

tp = 0.69 x50 x 200 x 10 15

tp = 0.69 × 10000 × 1615

tp =6900×10-15

tp = 6.9 × 10-12

tp = 6,9 ps

10. A circuit has a setup time of 1.5no, hold time of 0.5no, and clock period of 4no. calculate the timing margin for correct operation.

A Given

tsetup = 1.5hs

thold = 0.5 ns

T=4ns

margin for setuptimes

The data must assive at least testup before next clock edge.

T-tsetup

= 4-115

= 2,5ns

margin for hold times

The data must remain stable for at least thold after clock edge.

Data Arrival Time - thold

The circuit delay should be greater than thold for correct operation.

11. For a resistive -load inverter with RL = 5k. ... , Calculate the propagation delay if the load capacitance is 20ff.

A. Given,

RL = 5 KD

CL = 20FF = 20 X 16 15 P

- Propogation Delays for resistive-load invertex;

tp = 0.69 x 5 x 103 x 20 x 10 15

tp = 0.69 x 5000 x 20 x 1015

tp = 0.69 x 100000 x 1515

tp = 0.69 × 10-10

tp = 69 × 10-12

tp = 69 ps

12. For a technology scaling factor of 0.707, calculate the impact on transistor area, delay, and power dissipation for a cmos inverter with initial dimensions of 1 um.

A. Given,

Initial dimensions = 1.4m

=> Impact on transistor areas

we know that

A' = Axs2

A' = (1×1)×(0.707)2

A' = 1 x0.5

A' = 0.5 Um2

Area reduces by 50%.

>> Impact on Propogation Delay!

$$tp' = tp \times 5$$

 $tp' = tp \times 0.707$
 $tp' \approx 0.707 tp$

Delay reduces by 89.3%

=> Impact on Power dissipation :-

Dynamic :

$$P_{d} = CV^{2}f$$

$$c' = c \times 5, V' = V \times 5, f' = f \times \frac{1}{5}$$

$$P_{d}' = cV^{2}f$$

$$= (c \times 5)(V \times 5)^{2}(f \times \frac{1}{5})$$

$$= cV^{2}f \times 5 \times 5^{2} \times \frac{1}{3}$$

$$P_{d}' = P_{d} \times 5^{2}$$

$$P_{d}' = P_{d} \times (0.707)^{2}$$

$$P_{d}' = P_{d} \times 0.354$$

reduces by 64.6%.

"/. Reduction =
$$(1 - \frac{Pd'}{Pd}) \times 100$$

= $(1 - 0.354) \times 100$
= 6.646×100

tparac tp'= R'xc' tp'= (RX+) (CXS) tp'= RXCXS tp'etpxs static :

% Reduction =
$$(1 - \frac{P_{S1}}{P_{S}}) \times 100$$

= $(1 - 0.5) \times 100$
= 0.5×100

13. Design a resistive-load inverter with RL=10 Ks., VDD=5V, VT=1V. Calculate the voltage transfer characteristic (VTC) and determine the noise margins.

A. Given

1. VTC 1-

case!! cutoff Region

when Vin < VT, the Nmos is off, that means there is no current flows through RL, the output remains at YDD.

case 2: Linear region (VT= Vin = Voyt + VT)

The NMOS turns on, but the drain-source vol is small.

current through load-resistors

The Nmos is fully on.

current through load - desistor +

By equating, we get the output voltage for large Vin.

2. Noise margint

It determines how much noise the invester can tolerate while maintaining correct operation,

14. Design a cmos circuit to drive a capacitive load of yoff. The circuit consists of 4 stages with a combined logical effort of 2, calculate the optimal stage effort and determine the size of each stage to minimize delay.

A. Given.

1. Path Effost

$$F = Q \times \frac{CL}{GR}$$

$$F = Q \times \frac{40}{I}$$

$$F = 80$$

2. Optimal stage effort

3. Size

$$h = \frac{\text{cout}}{\text{cin}} = f$$

$$C_{4} = C_{L} = 40fF$$
 $C_{3} = \frac{94}{f} = \frac{90}{3.17} = 12.6fF$
 $C_{2} = \frac{C_{3}}{f} = \frac{12.6}{3.17} = 4.0fF$
 $C_{1} = \frac{C_{2}}{f} = \frac{4.0}{3.17} = 1.26fF$

Each stage should have a size ratio of 3,17 relative to the previous stage.