

- 1) The average power dissipated by a CMOS inverter can be attributed to three main sources:

$$P = P_s + P_D + P_{sc}$$

P_s = Static power dissipation (due to leakage current)

P_D = Switching power dissipation


P_{sc} = Short circuit power dissipation

- 2) A linear load NMOS inverter offers advantages over a saturated load NMOS inverter with respect to noise margin and output voltage.


→ Higher output voltage →

In ~~VDD~~ linear load NMOS $V_{OH}(\text{output}) = V_{DD}$

In saturated enhancement type NMOS o/p $V = V_{DD} - V_T$



Saturated enhancement type NMOS load



Linear enhancement type load

$$\begin{aligned} 5) \quad P_D &= C_L V_{DD}^2 f \\ &= 10 \times 10^{-6} \times 15 \times 15 \times 100 \times 10^6 = 225 \times 10^3 \text{ W} // \end{aligned}$$

- 6) Assume scaling factor as s

$$\frac{A}{2} = \frac{WL}{g^2}$$

$$s = \sqrt{2} = 1.414$$

i.e. transistor dimension improved (reduced) by 1.414

- 1) The dynamic behaviour of CMOS inverter during switching involves the charging and discharging of load capacitors. which leads to dynamic power dissipation

Factor affecting dynamic power dissipation

- Clock frequency
- Supply voltage
- Load capacitance

a) $t_{delay} = R \times C$
 $= 50 \times 200 \times 10^{-5} = 10 \text{ps}$

10) $t_{setup} = 1.5 \text{ns}$
 $t_{hold} = 0.5 \text{ns}$
 $t_{clk} = 4 \text{ns}$

Timing margin = $t_{clk} - t_{setup}$
 $= 4 \text{ns} - 1.5 \text{ns} = 2.5 \text{ns}$

11) $t_{delay} = R_L C_L$
 $= 500 \times 10^{-15} \times 70 = 100 \text{ps}$

12) $Area_{new} = S^2 \times Area_{old} = (0.707)^2 = 0.5$

i.e Area reduced by 50%

$D_{new} = S \times D_{old}$
 $= 0.707 \times D_{old}$

i.e Delay reduced 29.3%

13) $P_{new} = S^3 \times P_{old}$
 $= (0.707)^3 = 0.354$

Power reduced by 0.354