

Low Power, High Performance PMOS Biased Sense Amplifier

T. Sudha Rani¹, Avireni Srinivasulu² SM-IEEE, Cristian Ravariu³ SM-IEEE, Bhargav Appasani⁴

¹Dept. of E.C.E, Vignan's Foundation for Science Technology and Research (Deemed to be University), Guntur, India
²Dept. of Electronics and Communication Engineering, JECRC University, Jaipur, India
³Dept. of Electronic and Computer Engineering, Technical University of Bucharest, Romania
⁴School of Electronics Engineering, KIIT Deemed to be University, Bhubaneswar-751024, India.
sudhakrishna490@gmail.com¹, avireni@jecrcu.edu.in², cristian.ravariu@upb.ro³, bhargav.appasanifet@kiit.ac.in⁴

Abstract - Sense amplifiers plays a significant role in terms of its recital, functionality and reliability of the memory circuits. In this paper two new circuits have been proposed. The proposed circuit is PMOS biased sense amplifier, which provides very high output impedance and has reduced sense delay and power dissipation. As such, the proposed circuit performs the identical operations as that of conventional circuits but with the reduced the sense delay and power consumption. The suggested sense amplifiers overall performance have been simulated and examined using Cadence virtuoso with gpdk 180 nm library parameters.

Keywords: low power; high performance; sense delay; sense amplifier.

I. Introduction

In any digital logic design memories are the most important blocks in DSP, microprocessors, microcontrollers, and computers. Audio players, digital cameras stores the data in the form of images, audio, video, speech in a flash memory should have less power with the display of memory capacity performance on high side on a single chip. Low sensing delay and increased higher capacities are required for improved quality of stored data. In order to accomplish the towering rate of staging, sense amplifiers [1] are customarily applied to amplify the very small voltage difference on the bit lines at congruous sense timings [2-11]. If the sense amplifiers enable signal is asserted early, the SA cannot amplify the minuscule voltage difference accurately. The overhead of access time and power consumption is incremented if the SAE is asserted tardy. Consequently, the optimum timing for SAE is critical for a high-speed and low-power SRAM cell [12-21].

One of the most consequential parts is a sense amplifier in memories [22]. Access time of memory is mostly recognized by the sense amplifier. If any changes in the bit-lines noticed, the signals are amplified and delivers the stored memory data. It is a challenge for any designer to design the fast, low power sense amplifier [23-25] mainly in the area of submicron CMOS technologies. In the present days, memory bit lines are the main cause of extra signal delays in terms of capacitance. If the channel length is small, the signal voltage gain also reduces all these problems and are eliminated by sensing the current signal instead of voltage signals [26-30]. For low voltage, high speed and large memories the current

sensing approach is the right choice [31-38]. Why because there will be no large voltage swing on the bit-lines which are needed.

II. PMOS BIAS TYPE SENSE AMPLIFIERS

A. Sense Amplifier Circuit-1

The proposed circuit-1 provides high output impedance, no static error. In this proposed circuit (Fig. 1) the gate terminals of T_1 , T_2 and T_{I7} are short circuited and I_R is greater than I_C then there is a slight difference of current flowing through both bit lines. So the current I_1 - I_d will flows through the bit-line BL_2 and current I_1 will flows through the bit-line BL_1 .




Fig. 1. Proposed sense amplifier circuit-1

Transistor pairs T_3 - T_4 and T_5 - T_6 are exactly coincided. So, input and output potentials are approximately the same, then in principle the input and output currents are equal. Number of transistors is reduced and compared to the conventional

type of sense amplifiers. Therefore, sense delay and power dissipation gets reduced.

The conventional PMOS bias type sense amplifier has more number of transistors and power consumed is also higher side. The projected sense amplifier is shown in Fig. 1. OUTL is taken across T_1 and T_3 and OUTR across T_2 and T_4 . The modified sense amplifier reduces the power consumption and sense delay.

B. Sense Amplifier Circuit-2

The second proposed sense amplifier is shown in Fig 2. OUTL is taken across T_1 and T_5 and OUTR across T_2 and T_6 . The modified sense amplifier reduces the power consumed and sense delay [13], [17], [20].




Fig. 2. Proposed sense amplifier circuit-2

III. SIMULATION RESULTS

Simulation has been done by using 180 nm CMOS technology using the Cadence Virtuoso Tool. All the simulations were carried out keeping the same fan-in and fan-out. The transistors in current mirror included in Fig. 1 sense amplifiers are of equal size, W/L = 0.9 μ m/0.18 μ m. The current I_R indicates the memory and I_C indicates the current for the reference cell. The currents 10 μ A and 1 μ A were given to I_R and I_C . At the output nodes the load capacitance used was 50 fF and at bit-lines the capacitance used to be 1 pF.

The performance of the sense amplifier is mostly dependent on bit-line capacitances. The transient analysis for the proposed sense amplifier-1 is shown in Fig. 3. Sensing delay against different supply voltages ($\pm V_{DD}$) at 27° C and 125° C of Fig. 1 is shown in Fig. 3. When the supply voltage $\pm V_{DD}$, increases from ± 1 V to ± 3 V, the sensing delay is decreased, which is given in Fig. 4 graph.




Fig. 3. Transient analysis of proposed circuit-1




Fig. 4. Sensing delay time Vs different voltages (+ $V_{\rm DD}$)




Fig 5. Transient analysis of proposed circuit-2




Fig. 6. Sensing delay time Vs different voltages ($+V_{DD}$)

The transient analysis for second sense amplifier-2 is shown in Fig. 5. Sensing delay against $+V_{\rm dd}$ at $27^{\rm o}$ C and $125^{\rm o}$ C of Fig. 2 is shown in Fig. 6. When $+V_{\rm dd}$ increases from +1 V to +3 V the sensing delay is decreased, which is given in graphs.

IV. CONCLUSION

Two new sense amplifiers were designed using Cadence 180 nm CMOS Technology and the transient results of the proposed sense amplifiers were congruent with the theoretical analysis. Also, the graph is drawn for a simulated sensing delay at different supply voltages. The proposed circuits have less number of transistors, so that sensing delay and power dissipation are also reduced. The simulated power dissipation of the proposed circuit-1, and proposed circuit-2 are 80.05 μW and 35.9 μW respectively.

References

- A. Chrisanthopoulos, Y. Moisiadis, Y. Tsiatouhas and A. Arapoyanni, "Comparative study of different current mode sense amplifiers in submicron CMOS technology", IEE Proc.-Circuits Syst., Vol. 149, No. 3, June 2002, pp.154-158.
- [2] S. Yang, W. Wang, N. Vijayakrishnan, and Y. Xie, "Low-leakage robust SRAM cell design for sub-100 nm technologies", in Proc. ASP-DAC, 2005, pp.539-544
- [3] Mahendranath. B and Avireni Srinivasulu, "Performance analysis of a new CMOS output buffer", in proc. of IEEE International Conference on Circuit, Power and Computing Technologies, Kumaracoil, India, Mar 21-22, 2013, pp. 752-755. DoI: 10.1109/ICCPCT.2013.6529041.
- [4] T. Srivyshnavi, and A. Srinivasulu, "A current mode Schmitt trigger based on Current Differencing Transconductance Amplifier: without any passive components", in proc. of IEEE International Conference on Signal Processing, Communications and Networking, Chennai, India, March 26-28, 2015, pp. 1-4. DOI: 10.1109/ICSCN.2015.7219884.
- [5] Madira Suma, V.Venkata Reddy and Avireni Srinivasulu, "Current mode Schmitt trigger based on ZC-current differencing transconductance amplifier", in proc. of IEEE International Conference on Inventive Computation Technologies, pp. 439-443, Aug 26-27, 2016, Coimbatore, India. DOI:10.1109/INVENTIVE.2016.7823226.
- [6] Sayeed Ahmad, Mohit Kumar Gupta, Naushad Alam, and Mohd. Hasan, "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol.24, No. 8, August 2016.

- [7] B. Mahendranath and Avireni Srinivasulu, "An output buffer for +3.3V applications in A 180 nm +1.8V CMOS technology", Radioelectronics and Communication Systems (Springer), vol. 60, issue 11, pp 512-518, Nov 2017. ISSN: 0735-2727, e-ISSN: 1934-8061, DOI: 10.3103/S0735272717110061.
- [8] A. B. T. Sundari, A. Srinivasulu and T. N. Bhagirath, "Two rail-to-rail Class-AB CMOS buffers with high performance slew rate and delay", in proc. of IEEE International Conference on Devices, Circuits and Communications, Mesra, India, Sep 12-13, 2014. DOI: 10.1109/ICDCCom.2014.7024748.
- [9] K. Sivakumari, A. Srinivasulu and V.V. Reddy, "A high slew rate, low voltage CMOS Class-AB amplifier", in proc. of IEEE Applied Electronics 2014 International Conference (IEEE AEIC-14), Pilsen, Czech Republic, Sep 9-10, 2014, pp. 267-270.ISSN: 1803-7232.DoI: 10.1109/AE.2014.7011717.
- [10] Yeo, K.S. Goh, W.L. Kong, Z.H. Zhang, Q.X., and Yeo, W.G.: "High performance low-power current sense amplifier", IEE Proc., Circuits Devices Syst., Vol. 149, No. 56, pp.308-314, 2002
- [11] Utake, T. Maki, Y.Nakadai, T. Yoshida, K. Susuki and Nanjo, "A 1.0 ns access 770 MHz 36kb SRAM macro", symposium on vlsi circuits: Digest of technical papers, 1999, pp. 109-110.
- [12] Arti Ahir, J. K. Saini and A. Srinivasulu, "A Low-Voltage Distinctive Source-Based Sense Amplifier for Memory Circuits Using FinFETs", Advances in Intelligent Systems and Computing, Vol. 670, July 2018, pp. 225-232, https://doi.org/10.1007/978-981-10-8971-8_21.
- [13] T. Seki, E. Itoh, C.Furukawa, I. Maeno, T. Ozawa, H. Sano and N.Suzuki, "A 6-ns 1-Mb CMOS SRAM with latched sense amplifier", IEEE J. Solid-State Circuits, 1993, Vol. 28, No. 8 pp. 478-483.
- [14] K. Sasak, K. Ishibashi, K. Ueda, K. Komiyaji et al "A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier", IEEE J. Solid-State Circuits, 1992, Vol. 27, No. 11, pp. 1511-1518.
- [15] P. L. Kartik, K. Balakrishna, M. Sarada and Avireni Srinivasulu, "A new low voltage high performance Dual Port 7- CNT SRAM Cell with improved differential reference based sense amplifier", International Journal of Sensors, Wireless Communications and Control, Vol. 7, No. 3, pp. 246 254, 2017. DOI: 10.2174/2210327908666180110154612.
- [16] J. Samandari-Rad, M. Guthaus and R. Hughy, "Confronting the variability issues affecting the performance of next-generation SRAM design to optimize and predict the speed and yield", IEEE Access, Vol. 2, pp.577-601, May 2014.
- [17] Blalock and Jaeger, "A high-speed clamped bi-line current-mode sense amplifier", IEEE J. Solid-State Circuits, 1991, Vol. 26, No. 4, pp. 542-548.
- [18] K. Kanda, H. Sadaaki, and T. Sakurai, "90% Writepower-saving SRAM using sense-amplifying memory cell", IEEE J. Solid-State Circuits, Vol. 39, pp. 927-933, June. 2004
- [19] K.W. Mai, T. Mori, B.S. Amrutur, R. Ho, B. Wilbum, M.A. Horowitz, I. Fukushi, T. Izawa, and S. Mitaraj, "Low-Power SRAM designusing half-swing pulse-mode techniques", IEEE J. Solid-State Circuits, Vol. 33, pp. 1659-1671, Nov. 1998.
- [20] E. Seevinck, P. J. Van Beers and Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAMs", IEEE J. Solid-State Circuits, 1991, Vol. 26, No. 4 pp. 525-536.
- [21] S. K. Dubey, Akhil Reddy, Rashi P, Master Abz, A. Srinivasulu, A. Islam "Architecture of Resistive RAM with Write Driver", Solid State Electronics Letters (Elsevier) Journal, vol. 2, pp. 10-22, 2020, DOI: 10.1016/j.ssel.2020.01.001
- [22] M.H. Tu, J.Y. Lin, M.C. Tsai, S.J. Jou, and C.T. Chuang, "Single-ended subthreshold SRAM with asymmetrical write/read-assist", IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 57, No. 12, pp.3039-3047, Dec.2010
- [23] Z.H. Kong, K.S. Yeo, and C.H. Chang, "An ultra low-power current-mode sense amplifier for SRAM applications", J. Circuits, Syst. Comput., Vol. 14, No. 5, pp. 939-951, 2005.
- [24] H.C. Chow and S.H. Chang, "High performance sense amplifier circuit for low-power SRAM applications", in Proc. IEEE Int. Symp. Circuits Syst., Vol. 2, pp. 741-744, part 2, 2004.
- [25] K.S. Yeo, W.L. Goh, Z.H. Kong, Q.X. Zhang, W.G. Yeo, "High-performance, low-power current sense amplifier using a cross coupled current-mirror configuration", IEEE Proc. Circuits Device Syst., Vol. 149, No. 56, pp. 308-314, Oct./Dec. 2002.

- [26] L. Sheng, Yong-Bin K, L. Fabrizio, "A 11 transistor nano scale CMOS memory cell for hardening to soft errors", IEEE Trans. Very Large Scale Integration Systems., Vol. 19, No. 5, pp. 900 – 904, 2011.
- [27] V. Pi-Ho Hu, P. Su, C.-Te Chuang, "UTB GeOI 6T SRAM cell and sense amplifier considering BTI reliabilit", In: Proceedings of the IEEE 22nd Int. Symposium on the Physical and Failure Analysis of Integrated Circuits, 2015, pp. 111–114.
- [28] W. Zhao, C. Chappert, V. Javerliac, J.-P. Noziere, "High speed high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits", IEEE Trans. Magnetics. Vol. 45, No. 10, pp. 3784–3787, 2009
- [29] S.L.M.Hassan, I.Dayah, I.S.A.Halim. "Comparative study on 8T SRAM with different type of sense amplifier", In: Proceedings of the IEEE International Conference on Semiconductor Electronics, 2014, pp. 321–324.
- [30] V. M. Tripathi, S. Mishra, J. Saikia, A. Journal of Solid-State Circuits, Vol. 47, No. 6, pp. 1–14, 2012.
- [31] M. Khayatzadeh, Y. Lian. "Average-8 T differential-sensing subthreshold SRAM with bit interleaving and 1 k bits per bit line", IEEE Trans. Very Large Scale Integration (VLSI) System, Vol. 22, No. 5, pp. 971–982, 2014. DOI: 10.1109/TVLSI.2013.2265265
- [32] V. Pi-Ho Hu, "Reliability-Tolerant Design for Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier", IEEE Journal of the Electron Devices Society., Vol. 5, No. 2, pp. 107 – 111, 2017.
- [33] D. Schinkel, E. Mensink, E. Klumperink, Ed van Tuijl, B. Nauta. "A double-tail latch-type voltage sense amplifier with 18 ps setup+ hold time", In ISSCC Session 17 Analog Technologies and PLLs, 2007, pp. 314–315.
- [34] I. Agbo, S. Khan, "Said Hamdioui BTI impact on SRAM sense amplifier", In: Proceedings of the IEEE Design and Test Symposium, 2013, pp. 1–6.
- [35] S. Birla, R. K. Singh, P. Manisha. "Static Noise Margin analysis of various SRAM topologies", LACSIT International Journal of Engineering and Technology., Vol. 3, No. 3, pp. 318 – 322, 2011.
- [36] L. Wen, Xu Cheng, K. Zhou, S. Tian, X. Zeng, "Bit-Interleaving-Enabled 8T SRAM With Shared Data-Aware Write and Reference-Based Sense Amplifier, IEEE Trans. Circuits and Systems, Vol. 63, No. 7, pp. 643 – 647, 2016.
- [37] Dandapat. "A Low-Voltage 13T Latch-Type Sense Amplifier with Regenerative Feedback for Ultra Speed Memory Access", 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems, Hyderabad, India, 2017, 2380– 6923.
- [38] N. Verma and A. P. Chandrakasan, "A 256 kb 65 nm 8 T subthreshold SRAM employing sense-amplifier redundancy", IEEE Journal of Solid-State Circuits, Vol. 43, No. 1, pp. 141–149, 2008.