
MODULE *AccessControlManagement*

EXTENDS *Naturals, Sequences*

CONSTANTS *Processes, Resources*

$NULL \triangleq \text{"NULL"}$
 $ALLOWED \triangleq \text{"ALLOWED"}$
 $REJECTED \triangleq \text{"REJECTED"}$
 $REQUESTED \triangleq \text{"REQUESTED"}$
 $IN_USE \triangleq \text{"IN_USE"}$

$Boolean \triangleq \{\text{TRUE}, \text{FALSE}\}$
 $ResourceStatus \triangleq \{NULL, REQUESTED, ALLOWED, REJECTED, IN_USE\}$

```

** --algorithm AccessControlManagement
{
  variables  $Acl = [a \in Processes \mapsto [r \in Resources \mapsto NULL]]$ ;
                $Acl2 = [a \in Processes \mapsto [r \in Resources \mapsto NULL]]$ ;

  macro Request(  $p, r$  )
  {
    if (  $Acl[p][r] = NULL$  )
       $Acl[p][r] := REQUESTED$ ;
  }

  macro Decide(  $p, r$  )
  {
    if (  $Acl[p][r] = REQUESTED$  )
      with (  $b \in Boolean$  )
      {
        if (  $b = \text{TRUE}$  )
           $Acl[p][r] := ALLOWED$ ;
        else
           $Acl[p][r] := REJECTED$ ;
      }
  }

  macro Revoke(  $p, r$  )
  {
    if (  $Acl[p][r] = ALLOWED$  )
       $Acl[p][r] := NULL$ ;
  }

  macro Use(  $p, r$  )
  {
    if (  $Acl[p][r] = ALLOWED$  )
       $Acl[p][r] := IN\_USE$ ;
  }
}

```

```

fair process ( AcmNext  $\in$  Processes )
variable Resource = 1 ;
{
  s0: while ( TRUE )
  {
    s1: Resource := 1 ;
    s2: Acl2 := Acl ;

    either { a: Request(self, Resource) ; }
    or { b: Decide(self, Resource) ; }
    or { c: Revoke(self, Resource) ; }
    or { d: Use(self, Resource) ; } ;

    N: Resource := Resource + 1 ;

    if ( Resource  $\in$  Resources )
      goto s1 ;
  }
}
}
**

BEGIN TRANSLATION (chksum(pcal) = "815326e1"  $\wedge$  chksum(tla) = "5b152e55")
VARIABLES Acl, Acl2, pc, Resource

vars  $\triangleq$   $\langle$  Acl, Acl2, pc, Resource  $\rangle$ 

ProcSet  $\triangleq$  (Processes)

Init  $\triangleq$  Global variables
 $\wedge$  Acl = [a  $\in$  Processes  $\mapsto$  [r  $\in$  Resources  $\mapsto$  NULL]]
 $\wedge$  Acl2 = [a  $\in$  Processes  $\mapsto$  [r  $\in$  Resources  $\mapsto$  NULL]]
Process AcmNext
 $\wedge$  Resource = [self  $\in$  Processes  $\mapsto$  1]
 $\wedge$  pc = [self  $\in$  ProcSet  $\mapsto$  "s0"]

s0(self)  $\triangleq$   $\wedge$  pc[self] = "s0"
 $\wedge$  pc' = [pc EXCEPT ![self] = "s1"]
 $\wedge$  UNCHANGED  $\langle$  Acl, Acl2, Resource  $\rangle$ 

s1(self)  $\triangleq$   $\wedge$  pc[self] = "s1"
 $\wedge$  Resource' = [Resource EXCEPT ![self] = 1]
 $\wedge$  pc' = [pc EXCEPT ![self] = "s2"]
 $\wedge$  UNCHANGED  $\langle$  Acl, Acl2  $\rangle$ 

s2(self)  $\triangleq$   $\wedge$  pc[self] = "s2"
 $\wedge$  Acl2' = Acl
 $\wedge$   $\vee$   $\wedge$  pc' = [pc EXCEPT ![self] = "a"]

```

$$\begin{aligned}
& \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"b"}] \\
& \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"c"}] \\
& \vee \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"d"}] \\
& \wedge \text{UNCHANGED } \langle Acl, Resource \rangle \\
a(self) & \triangleq \wedge pc[self] = \text{"a"} \\
& \wedge \text{IF } Acl[self][Resource[self]] = NULL \\
& \quad \text{THEN } \wedge Acl' = [Acl \text{ EXCEPT } ![self][Resource[self]] = REQUESTED] \\
& \quad \text{ELSE } \wedge \text{TRUE} \\
& \quad \wedge Acl' = Acl \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"N"}] \\
& \wedge \text{UNCHANGED } \langle Acl2, Resource \rangle \\
b(self) & \triangleq \wedge pc[self] = \text{"b"} \\
& \wedge \text{IF } Acl[self][Resource[self]] = REQUESTED \\
& \quad \text{THEN } \wedge \exists b \in Boolean : \\
& \quad \quad \text{IF } b = \text{TRUE} \\
& \quad \quad \quad \text{THEN } \wedge Acl' = [Acl \text{ EXCEPT } ![self][Resource[self]] = ALLOWED] \\
& \quad \quad \quad \text{ELSE } \wedge Acl' = [Acl \text{ EXCEPT } ![self][Resource[self]] = REJECTED] \\
& \quad \text{ELSE } \wedge \text{TRUE} \\
& \quad \wedge Acl' = Acl \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"N"}] \\
& \wedge \text{UNCHANGED } \langle Acl2, Resource \rangle \\
c(self) & \triangleq \wedge pc[self] = \text{"c"} \\
& \wedge \text{IF } Acl[self][Resource[self]] = ALLOWED \\
& \quad \text{THEN } \wedge Acl' = [Acl \text{ EXCEPT } ![self][Resource[self]] = NULL] \\
& \quad \text{ELSE } \wedge \text{TRUE} \\
& \quad \wedge Acl' = Acl \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"N"}] \\
& \wedge \text{UNCHANGED } \langle Acl2, Resource \rangle \\
d(self) & \triangleq \wedge pc[self] = \text{"d"} \\
& \wedge \text{IF } Acl[self][Resource[self]] = ALLOWED \\
& \quad \text{THEN } \wedge Acl' = [Acl \text{ EXCEPT } ![self][Resource[self]] = IN_USE] \\
& \quad \text{ELSE } \wedge \text{TRUE} \\
& \quad \wedge Acl' = Acl \\
& \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"N"}] \\
& \wedge \text{UNCHANGED } \langle Acl2, Resource \rangle \\
N(self) & \triangleq \wedge pc[self] = \text{"N"} \\
& \wedge Resource' = [Resource \text{ EXCEPT } ![self] = Resource[self] + 1] \\
& \wedge \text{IF } Resource'[self] \in Resources \\
& \quad \text{THEN } \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"s1"}] \\
& \quad \text{ELSE } \wedge pc' = [pc \text{ EXCEPT } ![self] = \text{"s0"}] \\
& \wedge \text{UNCHANGED } \langle Acl, Acl2 \rangle
\end{aligned}$$

$$AcmNext(self) \triangleq s0(self) \vee s1(self) \vee s2(self) \vee a(self) \vee b(self) \\ \vee c(self) \vee d(self) \vee N(self)$$

$$Next \triangleq (\exists self \in Processes : AcmNext(self))$$

$$Spec \triangleq \wedge Init \wedge \Box[Next]_{vars} \\ \wedge \forall self \in Processes : WF_{vars}(AcmNext(self))$$

END TRANSLATION

$$AcmTypeOK \triangleq \wedge Acl \in [Processes \rightarrow [Resources \rightarrow ResourceStatus]] \\ \wedge Acl2 \in [Processes \rightarrow [Resources \rightarrow ResourceStatus]]$$

$$AcmConsistent \triangleq \neg(\exists p \in Processes : \\ \exists r \in Resources : \\ Acl[p][r] = IN_USE \wedge Acl2[p][r] \neq ALLOWED \wedge Acl2[p][r] \neq IN_USE)$$

$$AcmLiveness \triangleq \Diamond(\exists p \in Processes : \\ \exists r \in Resources : \\ Acl[p][r] = REQUESTED \rightsquigarrow Acl[p][r] = ALLOWED \vee Acl[p][r] = REJECTED)$$

\ * Modification History
\ * Last modified *Fri May 26 14:23:17 GMT + 03:30 2023* by *Amirhosein*
\ * Created *Thu Mar 23 07:45:26 GMT + 03:30 2023* by *Amirhosein*