Task 2

endmodule

```
RAM Module (Verilog):
module sync_ram #(
  parameter DATA WIDTH = 8
  parameter ADDR WIDTH = 4
)(
  input wire clk,
  input wire we
  input wire [ADDR WIDTH-1:0] addr,
  input wire [DATA WIDTH-1:0] din,
  output reg [DATA WIDTH-1:0]
);
  reg [DATA WIDTH-1:0] mem [0:(1<<ADDR WIDTH)-1];
  always @(posedge clk) begin
    if (we)
      mem[addr] <= din;
    else
      dout <= mem[addr];</pre>
  end
```

Testbench (Verilog)

```
module tb sync ram;
parameter DATA_WIDTH = 8;
  parameter ADDR_WIDTH = 4;
reg clk;
  reg we;
  reg [ADDR_WIDTH-1:0] addr;
  reg [DATA_WIDTH-1:0] din;
  wire [DATA WIDTH-1:0] dout;
  sync ram #(.DATA WIDTH(DATA WIDTH),
.ADDR_WIDTH(ADDR_WIDTH)) RAM (
    .clk(clk),
    .we(we),
    .addr(addr),
    .din(din),
    .dout(dout)
  );
  always #5 clk = ^{\sim}clk;
  initial begin
    clk = 0;
    we = 0;
```

```
addr = 0;
    din = 0;
    #10 \text{ we} = 1; addr = 4'b0001; din = 8'hA5;
    #10 \text{ we} = 1; addr = 4'b0010; din = 8'h3C;
    #10 \text{ we} = 1; addr = 4'b0011; din = 8'h7F;
    #10 we = 0; addr = 4'b0001
    #10 \text{ we} = 0; addr = 4'b0010;
    #10 \text{ we} = 0; addr = 4'b0011;
    #10 $finish;
  end
  // Monitor signals
  initial begin
    $monitor("Time = %0t | WE = %b | Addr = %b | Din = %h | Dout =
%h",
          $time, we, addr, din, dout);
  end
endmodule
```