
Name: Sreyan Biswas

Digital Electronics Verilog Projects

Project 1: 1 to N Adder

- ❖ Aim of the project:
 - i. Design a Verilog code to find the Sum of first N Natural Numbers.
 - ii. To implement the design on the FPGA resource and note down the resources utilised and time taken.
- Software used: ISE design suite
- Coding Language used: Verilog
- Simulation specifications:
 - Behavioural design method was not used in this design.
 - The design was made using the following MACRO libraries:
 - ADDSUB_MACRO: Used as 15-bit adder
 - COUNTER_TC_MACRO: Used as 8-bit counter
 - EQ_COMPARE_MACRO: Used as 8-bit comparator

Block Diagram:



- We can clearly see in the block diagram that we need an Comparator, Adder, register, counter and comparator.
- We first start the counter from '1' and then the adder adds this counter value to the register, which is the final sum being generated.
- Now the output of the adder is again stored in the register.
- The comparator checks that whether the counter value has reached the given input 'N' value.
- If the comparator output is true then we stop the counter and display the register value as output.
- If the output of the comparator is False, then the counter incremented and we repeat the process of adding the counter value to the register and storing it. This cycle is repeated

* Results:

a) Timing diagram

Time period of each clock cycle=2ns


Input:

N=9

Clock period=2ns


Output:

Sum= 45




We can clearly see that for each clock cycle the output 'sum' changes as the summation keeps progressing. So for N=9, we need 8 clock cycles to compute the required sum after the output sum has reached '1'.

However to reach the state in which the sum=1 for the first, it took 109ns. So number of clock cycles required to reach the state sum=1, will be 109/2 = 54 cycles The following figure shows the clock cycles till the sum='1' is reached for the first time




b) RTL Schematic

The top module (1 to N adder):



Internal Structure and layout of the different MACRO modules:



We can clearly see the Comparator, Counter, Adder modules in the schematic above

c) **Design Summary**

NAdder Project Status (03/07/2022 - 20:59:52)					
Project File:	p2_15bits_all.xise	Parser Errors:	No Errors		
Module Name:	NAdder	Implementation State:	Placed and Routed		
Target Device:	xc7a100t-3csg324	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	34 Warnings (0 new)		
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed		

Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Slice Logic Utilization	Used	Available	Utilization
Number of Slice Registers	0	126,800	0%
Number of Slice LUTs	16	63,400	1%
Number used as logic	16	63,400	1%
Number using O6 output only	16		
Number using O5 output only	0		
Number using O5 and O6	0		
Number used as ROM	0		
Number used as Memory	0	19,000	0%
Number used exclusively as route-thrus	0		
Number of occupied Slices	9	15,850	1%
Number of LUT Flip Flop pairs used	16		
Number with an unused Flip Flop	16	16	100%
Number with an unused LUT	0	16	0%
Number of fully used LUT-FF pairs	0	16	0%
Number of slice register sites lost to control set restrictions	0	126,800	0%
Number of bonded IOBs	32	210	15%
Number of RAMB36E1/FIFO36E1s	0	135	0%
Number of RAMB18E1/FIFO18E1s	0	270	0%
Number of BUFG/BUFGCTRLs	1	32	3%
Number used as BUFGs	1		
Number used as BUFGCTRLs	0		
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0		
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%
Number of BSCANs	0	4	0%
Number of BUFHCEs	0	96	0%
Number of BUFRs	0	24	0%
Number of CAPTUREs	0	1	0%
Number of DNA_PORTs	0	1	0%
Number of DSP48E1s	4	240	1%
Number of EFUSE_USRs	0	1	0%
Number of FRAME_ECCs	0	1	0%
Number of IBUFDS_GTE2s	0	4	0%
Number of ICAPs	0	2	0%
Number of IDELAYCTRLs	0	6	0%
Number of IN_FIFOs	0	24	0%
Number of MMCME2_ADVs	0	6	0%
Number of OUT_FIFOs	0	24	0%
Number of PCIE 2_1s	0	1	0%

Number of PHASER_REFs	0	6	0%
Number of PHY_CONTROLs	0	6	0%
Number of PLLE2_ADVs	0	6	0%
Number of STARTUPs	0	1	0%
Number of XADCs	0	1	0%
Average Fanout of Non-Clock Nets	2.15		

Performance Summary				
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

d) Timing constraints

	'Vi	o					
	Met	Constraint	Check	Worst Case Slack	Best Case Achievable	_	Timing Score
1	Yes	Autotimespec constraint for clock net clock BUFGP	SETUPHOLD	0.476ns	4.923ns	0	00

._____

Release 14.7 Trace (nt64)

Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.

D:\ISE_install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml NAdder.twx NAdder.ncd -o NAdder.twr NAdder.pcf

Design file: NAdder.ncd Physical constraint file: NAdder.pcf

Device, package, speed: xc7a100t, csg324, C, -3 (PRODUCTION 1.10 2013-10-13)

Report level: verbose report

Environment Variable Effect

NONE No environment variables were set

INFO: Timing: 2698 - No timing constraints found, doing default enumeration.

INFO:Timing:3412 - To improve timing, see the <u>Timing Closure User Guide (UG612)</u>.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
 option. All paths that are not constrained will be reported in the
 unconstrained paths section(s) of the report.

INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model. For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.

```
Data Sheet report:
```

All values displayed in nanoseconds (ns)

Setup/Hold to clock clock

```
----+

|Max Setup to| Process |Max Hold to | Process | | |

Clock |

Source | clk (edge) | Corner | clk (edge) | Corner |Internal Clock(s) |

Phase |
```

----+

N<0>	1	0.453(R)	FAST	1.656(R)	SLOW	clock_BUFGP	
0.000 N<1>	1	0.401(R)	FAST	1.720(R)	SLOW	clock BUFGP	1
0.0001	I	1 (7) 104.0	TASI	1.720(K)	SHOW	LCIOCK_DOLGE	ı
N<2>	1	0.349(R)	FAST	1.791(R)	SLOW	clock BUFGP	
0.000	·		·			_	•
N<3>		0.378(R)	FAST	1.771(R)	SLOW	clock_BUFGP	
0.000	i	0 205 (5) 1		1 026/5	07.017		
N<4>		0.325(R)	FAST	1.836(R)	SLOW	clock_BUFGP	I
N<5>	ı	0.328(R)	FAST	1.824(R)	SLOW	clock BUFGP	I
0.000	'	0.020(11)	11101	1.021(1()	01011	0100N_B0101	ı
N<6>		0.263(R)	FAST	1.908(R)	SLOW	clock_BUFGP	
0.000						_	
N<7>		0.348(R)	FAST	1.800(R)	SLOW	clock_BUFGP	
0.000 N<8>	1	0 100 (D) 1	Ea Cm	0 010 (D) 1	CT ON	Lalash DUECD	1
0.0001	I	0.180(R)	FAST	2.012(R)	SLOW	clock_BUFGP	I
N<9>	1	0.287(R)	FAST	1.890(R)	SLOW	clock BUFGP	I
0.000		. , ,	•	, , ,		· _	•
N<10>		0.256(R)	FAST	1.915(R)	SLOW	clock_BUFGP	
0.000							
N<11>		0.284(R)	FAST	1.845(R)	SLOW	clock_BUFGP	
0.000 N<12>	1	0.183(R)	FAST	2.017(R)	SLOW	clock BUFGP	I
0.000	ı	0.105(1)	TASI	2.01/(11)	SHOW	CIOCK_DOIGI	I
N<13>		0.175(R)	FAST	2.025(R)	SLOW	clock BUFGP	I
0.000						_	
N<14>		0.259(R)	FAST	1.914(R)	SLOW	clock_BUFGP	
0.000	i	2 254/7)	07.077	1 001/5	07.017		
rst 0.000	I	3.354(R)	SLOW	1.931(R)	SLOW	clock_BUFGP	I
	+					-+	+
	•	·	•	·			-

----+

Clock clock to Page	Clock	clock	to	Pad
---------------------	-------	-------	----	-----

Clock clock	c to Pad +	+	+		+
	'	·	 Min (fastest)	•	·
Clock Destination Clock(s) D	n (edge) to PAI Phase) Corner	(edge) to Pi	AD Corner	Internal
	+ +	+	-+	+	+
sum<0>	7.971	(R) SLOW	3.39	1(R) FAST	clock_BUFGP
sum<1>	7.879	(R) SLOW	3.34	3(R) FAST	clock_BUFGP
sum<2>	7.984	(R) SLOW	3.40	1(R) FAST	clock_BUFGP
sum<3>	8.090	(R) SLOW	3.44	5(R) FAST	clock_BUFGP
sum<4>	8.096	(R) SLOW	3.45	6(R) FAST	clock_BUFGP
sum<5>	8.158	(R) SLOW	3.47	6(R) FAST	clock_BUFGP
sum<6>	8.041	(R) SLOW	3.42	0(R) FAST	clock_BUFGP
sum<7>	8.006	(R) SLOW	3.41	2(R) FAST	clock_BUFGP
sum<8>	8.076	(R) SLOW	3.43	7(R) FAST	clock_BUFGP
sum<9>	8.034	(R) SLOW	3.43	4(R) FAST	clock_BUFGP
sum<10> 0.000	8.100	(R) SLOW	3.45	4(R) FAST	clock_BUFGP
sum<11> 0.000	8.399	(R) SLOW	3.61	2(R) FAST	clock_BUFGP
sum<12> 0.000	8.295	(R) SLOW	3.56	8(R) FAST	clock_BUFGP
sum<13> 0.000	8.293	(R) SLOW	3.56	2(R) FAST	clock_BUFGP

```
sum<14> | 8.341(R)| SLOW | 3.565(R)| FAST |clock_BUFGP 0.000|
```

```
Clock to Setup on destination clock clock

| Src:Rise| Src:Fall| Src:Rise| Src:Fall|

Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|

clock | 4.923| | | |
```

Analysis completed Mon Mar 07 20:59:50 2022

Trace Settings:

Trace Settings

Peak Memory Usage: 5003 MB

Verilog Code:

Main Module:

```
//if input is not 14 bits then the MACROS dont work properly because they need all the inputs and outputs to the of the same width=15 //the counter width should also be 15 bits because thats going to the input of the 15bit adder
               input clock, rst,
               output wire[14:0] sum //ouptut is 15bits
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                 //DEFINING TEMPERORY USABLE VARIABLES
              wire var, carryo; //carry out
wire[14:0] count, temp;
//14 bits because the n can be 255(8bit) and n+1 will be 9bits
//comp_output is the comparator output. comp_output=0 till the desired value is not reached by the output of the counter
               //temp=n+1 always. we need to run the counter n+1 times because the output of the counter starts from '0'
               //so when count=0, sum=0. //when count=1,sum=1.
//so even if do n=1, then we will get the desired output sum='1', after 2 cycles of the counter
             //MACRO MODULE TO PERFORM ADDITION OF CURRENT NUMBER TO PREV SUM

ADDSUB MACRO #(
.DEVICE("75ERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6", "75ERIES"
.LATENCY(1), // Desired clock cycle latency, 0-2
.WIDTH(15) // Input / output bus width, 1-15
) ADDSUB MACRO_inst (
.CARRYOUT(carryo), // 1-bit carry-out output signal
.RESULT(sum), // Add/sub result output, width defined by WIDTH parameter
.A(sum), // Input A bus, width defined by WIDTH parameter
.ADD_SUB(1'bl), // 1-bit add/sub input, high selects add, low selects subtract
.B(count), // Input B bus, width defined by WIDTH parameter
.CE(-var), // 1-bit carry-in input
.CE(-var), // 1-bit clock enable input
31
32
33
34
35
                          CE(~var), // 1-bit clock enable input
.CLK(clock), // 1-bit clock input
  36
                         .CE(~var),
  37
38
                         .RST (rst)
                                                                         // 1-bit active high synchronous reset
  39
40
41
42
43
44
45
46
47
48
49
                       //MACRO MODULE TO PERFORM ADDITION OF 1 TO COUNTER AT EVERY POSEDGE OF CLOCK. output is temp=n+1
                  ADDSUB MACRO #(
.DEVICE("7SERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6", "7SERIES"
                                                            // Desired clock cycle latency, 0-2
// Input / output bus width, 1-15
                           .LATENCY(1),
                  ) ADDSUB MACRO_inst_init (
.CARRYOUT(), // 1-bit carry-out output signal
                         .CARRYOUT(), // 1-bit carry-out output signal
.RESULT(temp), // Add/sub result output, width defined by WIDTH parameter
.A(N), // Input A bus, width defined by WIDTH parameter
.B(15'bl), // 1-bit add/sub input, high selects add, low selects subtract
.B(15'bl), // Input B bus, width defined by WIDTH parameter
.CARRYIN(1'b0), // 1-bit carry-in input
.CE(1'bl), // 1-bit clock enable input
.RST(1'b0) // 1-bit clock input
// 1-bit active high synchronous reset
  50
51
52
53
54
55
56
57
58
                      //MACRO FOR COUNTER
                  59
60
  61
62
  63
64
                  .WIDTH DATA(15) // Counter output bus width, 1-15
) COUNTER_TC_MACRO_inst (
            Q(count), // Counter output bus, width determined by WIDTH_DATA parameter
            TC(), // 1-bit terminal count output, high = terminal count is reached
            CLK(clock), // 1-bit positive edge clock input
            CC(~var), // 1-bit active high clock enable input
  65
66
   67
   68
```

```
71
                                  // we stop the counter as soon as we reach our required output(count)=n+1
72
                  .RST(rst) // 1-bit active high synchronous reset
73
74
               //MACRO TO COMPARE TWO NUMBERS, USED TO STOP COUNTER AT USER INPUT
75
            EQ_COMPARE_MACRO # (
76
                   .DEVICE ("7SERIES"),
                                                                  // Target Device: "VIRTEX5", "VIRTEX6", "7SERIES"
                 .DEVICE ("/SERIES"), // Target Device: "VIRTEXS", "VIRTEXS", "/SERIES"

LATENCY(0), // Desired clock cycle latency, 0-2

.MASK(48'hfffffffffff), // Select bits to be masked, must set SEL_MASK="MASK"

.SEL_MASK("DYNAMIC_PATTERN"), // "MASK" = use MASK parameter,

.SEL_PATTERN("DYNAMIC_PATTERN"), // "STATIC_PATTERN" = use DYNAMIC_PATTERN input bus

.SEL_PATTERN("DYNAMIC_PATTERN"), // "STATIC_PATTERN" = use DYNAMIC_PATTERN input bus

.STATIC_PATTERN(48'hffffffffffff), // Specify static_pattern, must_set_SEL_PATTERN = "STATIC_PATTERN"
78
79
80
81
82
83
84
                   .WIDTH(15)
                                                                  // Comparator output bus width, 1-15
85
           ) EQ_COMPARE_MACRO_inst (
                 .Q(var), // 1-bit output indicating a match
.CE(1'b1), // 1-bit active high input clock enable
.CLK(clock), // 1-bit positive edge clock input
87
88
89
                  .DATA_IN(temp), // Input Data Bus, width determined by WIDTH parameter
                 // temp =n+1. we wanna run the counter for n+1 times
.DYNAMIC_PATTERN(count), // Input Dynamic Match/Mask Bus, width determined by WIDTH parameter
.RST(rst) // 1-bit input active high reset
91
92
93
94
96 endmodule
```

Test bench

```
`timescale 1 ns/1 ps
 2 module main_testbench;
        // DEFINING THE INPUTS
        reg[14:0] inp;
        wire [14:0] sum;
reg clock, rst;
8
9
10
11
          //MAIN MODULE
        NAdder A(
12
13
         .sum(sum),
          .clock(clock),
         .N(inp),
14
15
16
17
18
19
20
          //INITIALIZING THE INPUTS TO OUR TESTBENCH
        initial begin

clock = 1'b0;

rst = 1'b0;

inp = 15'd9;
21
22
23
24
25
26
27
28
29
            //inp = 15'b000000000000111;
         always #1
        begin
            clock = ~clock;
30
31
         initial begin
32
33
         $monitor("t=%2d n=%3d, out=%5d \n",$time,inp,sum);
        end
```

Project 2: Processor using structural code

❖ Aim of the project:

Design a Processor to perform the following operations on 4 registers:

- i. Addition
- ii. Subtraction
- iii. Move
- iv. Input
- v. Output
- Software used: ISE design suite
- Coding Language used: Verilog

Defined OpCode:

We have 4 registers which are 8-bit each. We denote the registers as follows

Register	Code
A	00
В	01
С	10
D	11

We also have a 'input_data' port for giving 8-bit data input

OpCode for Instructions:

i) Additon

OPCODE: 00

Syntax: ADD <dest> <src1><src2>

Example: Instruction code= 00000110

OPCODE	SRC1	SRC2	DEST
00	00	01	10
ADD	A	В	С

The above code translates to C=A+B

ii) Subtraction

OPCODE: 01

Syntax: SUB <dest> <src1><src2>

Example: Instruction code= 01000110

OPCODE	SRC1	SRC2	DEST
01	00	01	10
SUB	A	В	С

The above code translates to C=A-B

iii) Move

OPCODE: 11

Syntax: MOV <xx><src><dest>

Example: Instruction code= 11000110

OPCODE	<xx></xx>	SRC	DEST
11	00	01	10
MOV	Don't care	В	С

The above code translates to C=B. We copy the value of the register B into register C

iv) Input

OPCODE: 100

Syntax: IN <xxx><dest>

Example: Instruction code= 100 001 10

OPCODE	<xxx></xxx>	DEST
100	001	10
IN	Don't care	С

The above code translates to C=input_data

We store the 8-bit input data which comes through the input port and store it in the register $\ensuremath{\text{C}}$

v) Output

OPCODE: 101

Syntax: OUT <xxx><src>


Example: Instruction code= 101 001 10

OPCODE	<xxx></xxx>	SRC
101	001	10
IN	Don't care	С

The above code translates to output=C

We take the data stored in the register C and then route it to the output port

The **Block diagram** of the Microprocessor has been shown below




* Results:

a) Console Output

Complete output of the test bench code: time=0,inst=00000000, out= 0 input 5 to A time=2,inst=10000000, out= 0 input 6 to B time=4,inst=10000001, out= 0 output A time=6,inst=10100000, out= 5 ADD C=A+B time=8,inst=00100001, out= 0 output C time=10,inst=10100010, out= 11 move C to D time=12,inst=11001110, out= 0 output D time=14,inst=10100011, out= 11 SUB D=C-A time=16,inst=01111000, out= 0 output D time=18,inst=10100011, out= 6 input 15 to B time=20,inst=10000001, out= 0 output B time=22,inst=10100001, out= 15 output A time=24,inst=10100000, out= 5 SUB C=B-A time=26,inst=01100100, out= 0 output C time=28,inst=10100010, out= 10

b) Waveform output



The above waveform correspond to the following portion of the testbench code:

```
input 5 to A
time=2,inst=10000000, out= 0
input 6 to B
time=4,inst=10000001, out= 0
output A
time=6, inst=10100000, out= 5
ADD C=A+B
time=8,inst=00100001, out= 0
output C
time=10,inst=10100010, out= 11
move C to D
time=12,inst=11001110, out= 0
output D
time=14, inst=10100011, out= 11
SUB D=C-A
time=16,inst=01111000, out= 0
output D
time=18, inst=10100011, out= 6
input 15 to B
time=20.inst=10000001. out= 0
```

Here we can clearly see that the given instructions produce the expected results in the output.

■ **Instruction**= 10000000

We input '5' to the register A and then input '6' to register B.

• **Instruction**= 10000001

The data is fetched from the register A and the output is given as '5'. This is the expected output

■ **Instruction**= 10100000

Then we add the values of register 'A' and 'B' and then store it in the register 'C'

■ **Instruction**= 00100001


We fetch the data from register 'C' and then get it as the output

Simulation specifications:

- Behavioural design method was not used in this design.
- No use of the keyword 'always' except in the flip flop module
- The entire code has been done in structural method.
- Any 'assign' keyword can be replaced using some gates with an output and multiple inputs.
- The 'assign' keyword has also been used to connect the wires
- The JK flip flop has been implemented using a '**reg q**'. And then the code for this particular module has been done in behavioural method
- Code for JK flip flop with an **enable** input to activate memory mode whenever the **enable=0**:

```
193 module jk ff( input j, input k, input enable, input clk, output q);
        reg q;
194
       wire jin, kin;
195
       assign jin= (j&enable);
196
       assign kin= (k&enable);
197
       always @ (posedge clk )
198
           case ({jin,kin})
199
              2'b00 : q <= q;
200
              2'b01 : q <= 0;
201
202
              2'b10 : q <= 1;
              2'b11 : q <= ~q;
203
204
          endcase
205
206 endmodule
```

The flip flop is actually implemented using MUX in the Verilog Schematic . As it can be seen below



Verilog Code:

Main Module:

```
| Timescale ins / Ips | Industrial processor (data.in,out,inst,clk); | input Clk; |
```

```
40
41
42
43
44
45
46
47
48
49
55
55
55
56
66
66
67
71
72
73
74
75
76
77
78
80
81
                     assign enA= enAsum | enAin | enAmov | assign enB= enBsum | enBin | enBmov | assign enC= enCsum | enCin | enCmov | assign enD= enDsum | enDin | enDmov |
                                                                                                                          enAsub:
                                                                                                                          enBsub:
                                                                                                                            enCsub:
                                                                                                                          enDsub;
                     jk_ff a0(ff_in[0],~ff_in[0],enA, clk, aq0);
jk_ff a1(ff_in[1],~ff_in[1],enA, clk, aq1);
jk_ff a2(ff_in[2],~ff_in[2],enA, clk, aq2);
jk_ff a3(ff_in[3],~ff_in[3],enA, clk, aq3);
jk_ff a4(ff_in[4],~ff_in[4],enA, clk, aq4);
jk_ff a5(ff_in[5],~ff_in[5],enA, clk, aq6);
jk_ff a5(ff_in[6],~ff_in[6],enA, clk, aq6);
jk_ff a7(ff_in[7],~ff_in[7],enA, clk, aq7);
                                                                                                                            aq0); // j,k,enable, clk, q
                     jk_ff b0(ff_in[0],~ff_in[0],enB, clk, bq0);
jk_ff b1(ff_in[1],~ff_in[1],enB, clk, bq1);
jk_ff b2(ff_in[2],~ff_in[2],enB, clk, bq2);
jk_ff b3(ff_in[3],~ff_in[3],enB, clk, bq3);
jk_ff b4(ff_in[4],~ff_in[4],enB, clk, bq4);
jk_ff b5(ff_in[5],~ff_in[5],enB, clk, bq5);
jk_ff b5(ff_in[6],~ff_in[6],enB, clk, bq6);
jk_ff b7(ff_in[7],~ff_in[7],enB, clk, bq7);
                     jk_ff c0(ff_in[0],~ff_in[0],enc, clk, cq0);
jk_ff c1(ff_in[1],~ff_in[1],enc, clk, cq1);
jk_ff c2(ff_in[2],~ff_in[2],enc, clk, cq2);
jk_ff c3(ff_in[3],~ff_in[3],enc, clk, cq3);
jk_ff c3(ff_in[4],~ff_in[4],enc, clk, cq4);
jk_ff c3(ff_in[5],~ff_in[5],enc, clk, cq5);
jk_ff c5(ff_in[6],~ff_in[6],enc, clk, cq5);
jk_ff c5(ff_in[6],~ff_in[6],enc, clk, cq5);
jk_ff c7(ff_in[7],~ff_in[7],enc, clk, cq7);
                       jk_ff d0(ff_in[0],~ff_in[0],enD, clk, dq0);
jk_ff d1(ff_in[1],~ff_in[1],enD, clk, dq1);
                                                                                                                                             // j,k,enable, clk, q
                     jk_ff d2(ff_in[2],~ff_in[2],enD, clk, dq2);
jk_ff d3(ff_in[3],~ff_in[3],enD, clk, dq3);
jk_ff d4(ff_in[4],~ff_in[4],enD, clk, dq4);
jk_ff d5(ff_in[5],~ff_in[5],enD, clk, dq5);
jk_ff d6(ff_in[6],~ff_in[6],enD, clk, dq6);
jk_ff d7(ff_in[7],~ff_in[7],enD, clk, dq7);
   82
83
84
85
   88 endmodule
         module sub_out(
 91 module sub_out(
92 input ensUB,
93 input [1:0] destination,
94 input [1:0] source1,
95 input [1:0] source2,
96 output enA,enB,enC,enD,
97 output [7:0] out,
98 input aq0.aq1.aq2.aq3,aq4.aq5,aq6.aq7,
99 input bq0.bq1.bq2.bq3,bq4.bq5,bq6.bq7
100 input cq0.cq1,cq2,cq3,cq4,cq5,cq6,cq7,
101 input dq0.dq1,dq2,dq3,dq4,dq5,dq6,dq7);
102
100
101
102
103
104
105
106
107
108
109
110
                     wire [7:0] s1,s2; //fetch data outdata o_s2(enSUB,source2,s2,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7); outdata o_s1(enSUB,source1,s1,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
                     //sirs.tim-i
Adder sub_out(s1,~s2,1'b1,out,cout); //a,b,cin,sum,cout
/* wire [7:0] temp;
Adder sub_out(s1,~s2,1,temp,cout); //a,b,cin,sum,cout
                     assign out=temp;
111 assign
112 Adder
113 */
114 INdata
115
116 endmodule
                     Adder final_out(~temp.0.1.out.cout2):
                     INdata i_sub(enSUB,destination,enA,enB,enC,enD);
117

118 module mov_out(

119 input enMOV,

120 input [1:0] destination,

121 input [1:0] source,

122 output enA,enB,enC,enD,

123 output [7:0] out,
124 input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7
125 input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7
126 input cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
127 input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
127 input dq0,
128
129 outdat
130 INdata
131
132 endmodule
                    outdata o_s1(enMOV,source,out,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
                    INdata i_mov(enMOV,destination,enA,enB,enC,enD);
 134 module add_out(
       module add_out(
input enADD,
input [1:0] destination,
input [1:0] source1,
input [1:0] source2,
output enA,enB,enC,enD,
output [7:0] out,
input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,
input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,
input dq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
                    wire [7:0] s1,s2; //fetch data
146
147
                    Wire cout;
outdata o_s2(enADD,source2,s2,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
outdata o_s1(enADD,source1,s1,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
//COUT IS OPEN
Adder sum_out(s1,s2,1'b0,out,cout); //a,b,cin,sum,cout
INdata i_sum(enADD,destination,enA,enB,enC,enD);
148
149
150
151
152
153
 154 endmodule
155
         module outdata(
        input enout;
input enout;
input [1:0] sel,
output [7:0] out,
input aq0.aq1,aq2.aq3,aq4,aq5.aq6,aq7,
input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,
input cq0,cq1,cq2,cq3,q4,cq5,cq6,cq7,
input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
166
167
                     wire enA, enB, enC, enD;
```

```
170 assign
171
172 assign
173 assign
174 assign
175 assign
176 assign
177 assign
178 assign
179 assign
180 endmodule
                                      assign enD = sel[1] & sel[0] &enOUT;
                                      assign out[0]=(aq0&enA)| | assign out[1]=(aq1&enA) |
                                                                                                                                                                   (bq0&enB)
(bq1&enB)
                                                                                                                                                                                                                   (cq0&enC)
                                                                                                                                                                                                                                                                                 (dq0&enD);
(dq1&enD);
                                                                                                                                                                                                                           ca1&enC
                                     assign out[1]=(aql&enA)
assign out[2]=(aq2&enA)
assign out[3]=(aq3&enA)
assign out[4]=(aq4&enA)
assign out[5]=(aq5&enA)
assign out[6]=(aq6&enA)
assign out[7]=(aq7&enA)
                                                                                                                                                                   (bq2&enB)
(bq3&enB)
(bq4&enB)
(bq5&enB)
                                                                                                                                                                                                                          (cq2&enC)
(cq2&enC)
(cq4&enC)
                                                                                                                                                                                                                                                                                  (dq2&enD);
(dq3&enD);
(dq4&enD);
                                                                                                                                                                                                                          (cq5&enC)
                                                                                                                                                                                                                                                                                   (dq5&enD);
                                                                                                                                                                     (ba6&enB)
                                                                                                                                                                                                                          (cq6&enC)
                                                                                                                                                                                                                                                                                   (da6&enD):
                                                                                                                                                                   (bq7&enB)
  | 182 | 183 | module INdata( input enIN, | 184 | input [1:0] sel, | 185 | output enA,enB,enC,enD); | 186 | | 187 | 188 | | 188 | | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 189 | 1
                assign enA = (~sel[0]) & (~sel[1]) &enIN;
assign enB = (~sel[1]) & sel[0] &enIN;
assign enC = sel[1] & (~sel[0]) &enIN;
assign enD = sel[1] & sel[0] &enIN;
endmodule
| Second 
  204 er
205
206 endmodule
207
                                                         endcase
  208 /*
208 module jk_ff(input j, input k,input enable, input clk, output q);
                                      wire jin.kin:
                                      assign jin= (j&enable);
assign kin= (k&enable);
                                              wire nand1_out; // output from nand1
wire nand2_out; // output from nand2
  215
   216
                                              nand(nand1_out, jin,clk,qbar);
nand(nand2_out, kin,clk,q);
    218
   220
                                               nand(q,qbar,nand1_out);
    221
                                               nand(qbar,q,nand2_out);
   222
  223 endmodule
  224 */
   225
  226 module Adder( a,b,cin,
                                                                                                                           sum,cout); // dont do input a,b here
                                                 input [7:0]a,b;
   228
                                              input cin;
output wire [7:0]sum;
    230
    231
                                                 output cout;
                                            output cout;
FullAdder FA1(a[0],b[0],cin,sum[0],cout1); //FA1 is an instance of Fulladder module
FullAdder FA2(a[1],b[1],cout1,sum[1],cout2);
FullAdder FA3(a[2],b[2],cout2,sum[2],cout3);
FullAdder FA4(a[3],b[3],cout3,sum[3],cout4);
FullAdder FA5(a[4],b[4],cout4,sum[4],cout5);
FullAdder FA6(a[5],b[5],cout5,sum[5],cout6);
    232
    234
    235
    236
                                              FullAdder FA7(a[6],b[6],cout6,sum[6],cout7);
FullAdder FA8(a[7],b[7],cout7,sum[7],cout);
   239
  240
   241 endmodule
  242
243 module FullAdder(a,b,cin,sum,cout);
                                                input a,b,cin;
                                              output wire sum,cout;
wire s1,c1,c2,c3;
   245
   246
   247
                                               xor(s1,a,b);
    248
                                                xor(sum,s1,cin);
                                              and(c1,a,b);
and(c2,b,cin);
and(c3,a,cin);
   249
   250
   251
                                                or(cout,c1,c2,c3);
   253 endmodule
  254
```

Test bench:

```
`timescale 1ns / 1ps
module test1;
           // Inputs
           reg [7:0] data_in;
reg [7:0] inst;
 6
           reg clk;
8
9
10
11
12
13
14
15
16
17
18
           // Outputs
wire [7:0] out;
           always #1 clk = \simclk;
           // Instantiate the Unit Under Test (UUT)
           processor uut (
    .data_in(data_in),
                  .out(out),
                 .inst(inst),
.clk(clk)
           );
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
43
           initial begin
   // Initialize Inputs
   data_in = 0;
                 inst = 0;
                 clk = 0;
                 #2
$display("input 5 to A");
                 data_in = 8'd5;
inst = 8'b10000000;
                 data_in = 8'd6;
$display("input 6 to B");
inst = 8'b10000001;
                 $display("output A");
inst = 8'b10100000;
                 #2
$display("ADD C=A+B"); //c=11,a=5,b=6
inst = 8'b00100001;
#2
                     $display("output C");
inst = 8'b10100010;
 44
 45
 46
 47
                     $display("move C to D");
inst = 8'b11001110;
 48
 49
 50
                     #2
                     $display("output D");
inst = 8'b10100011;
 51
52
 53
54
55
56
                     $display("SUB D=C-A"); //11-5=6
inst = 8'b01111000;
 57
 58
                     $display("output D");
inst = 8'b10100011;
 59
 60
 61
 62
                     data_in = 8'd15;
$display("input 15 to B");
inst = 8'b10000001;
 63
 64
 65
 66
 67
                     #2
$display("output B");
inst = 8'b10100001;
 68
 69
 70
 71
72
                     $display("output A");
 73
74
                     inst = 8'b10100000;
 75
                     $display("SUB C=B-A"); //15-5=10
inst = 8'b01100100; // we cant do B=B-A bcoz we dont store the value in some temporary register.
 76
 77
78
 79
                     $display("output C");
inst = 8'b10100010;
 80
 81
 82
            initial $monitor("time=%g,inst=%b, out=%d",$time,inst,out);
initial #100 $finish;
 83
 84
 85 endmodule
```