

- We can clearly see in the block diagram that we need an Comparator, Adder, register, counter and comparator.
- We first start the counter from '1' and then the adder adds this counter value to the register, which is the final sum being generated.
- Now the output of the adder is again stored in the register.
- The comparator checks that whether the counter value has reached the given input 'N' value.
- If the comparator output is true then we stop the counter and display the register value as output.
- If the output of the comparator is False, then the counter incremented and we repeat the process of adding the counter value to the register and storing it. This cycle is repeated

## ❖ Results:

### a) Timing diagram

Time period of each clock cycle=2ns


Input:

N=9

Clock period=2ns

Output:

Sum= 45




We can clearly see that for each clock cycle the output 'sum' changes as the summation keeps progressing. So for N=9, we need 8 clock cycles to compute the required sum after the output sum has reached '1'.

However to reach the state in which the sum=1 for the first , it took 109ns.


So number of clock cycles required to reach the state sum=1, will be  $109/2 = 54$  cycles

The following figure shows the clock cycles till the sum='1' is reached for the first time




## b) RTL Schematic

The top module (1 to N adder):



Internal Structure and layout of the different MACRO modules:



We can clearly see the Comparator, Counter, Adder modules in the schematic above

## c) Design Summary

NAdder Project Status (03/07/2022 - 20:59:52)			
<b>Project File:</b>	p2_15bits_all.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	NAdder	<b>Implementation State:</b>	Placed and Routed
<b>Target Device:</b>	xc7a100t-3csg324	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	34 Warnings (0 new)
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	All Signals Completely Routed

<b>Design Strategy:</b>	Xilinx Default (unlocked)	<ul style="list-style-type: none"><li>• <b>Timing Constraints:</b></li></ul>	All Constraints Met
<b>Environment:</b>	System Settings	<ul style="list-style-type: none"><li>• <b>Final Timing Score:</b></li></ul>	0 (Timing Report)

Slice Logic Utilization	Used	Available	Utilization
Number of Slice Registers	0	126,800	0%
Number of Slice LUTs	16	63,400	1%
Number used as logic	16	63,400	1%
Number using O6 output only	16		
Number using O5 output only	0		
Number using O5 and O6	0		
Number used as ROM	0		
Number used as Memory	0	19,000	0%
Number used exclusively as route-thrus	0		
Number of occupied Slices	9	15,850	1%
Number of LUT Flip Flop pairs used	16		
Number with an unused Flip Flop	16	16	100%
Number with an unused LUT	0	16	0%
Number of fully used LUT-FF pairs	0	16	0%
Number of slice register sites lost to control set restrictions	0	126,800	0%
Number of bonded IOBs	32	210	15%
Number of RAMB36E1/FIFO36E1s	0	135	0%
Number of RAMB18E1/FIFO18E1s	0	270	0%
Number of BUFG/BUFGCTRLs	1	32	3%
Number used as BUFGs	1		
Number used as BUFGCTRLs	0		
Number of IDELAYE2/IDELAYE2_FINEDELAYS	0	300	0%
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%
Number of ODELAYE2/ODELAYE2_FINEDELAYS	0		
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%
Number of BSCANs	0	4	0%
Number of BUFHCEs	0	96	0%
Number of BUFRs	0	24	0%
Number of CAPTUREs	0	1	0%
Number of DNA_PORTS	0	1	0%
Number of DSP48E1s	4	240	1%
Number of EFUSE_USRs	0	1	0%
Number of FRAME_ECCs	0	1	0%
Number of IBUFDS_GTE2s	0	4	0%
Number of ICAPs	0	2	0%
Number of IDELAYCTRLs	0	6	0%
Number of IN_FIFOs	0	24	0%
Number of MMCME2_ADVs	0	6	0%
Number of OUT_FIFOs	0	24	0%
Number of PCIE_2_1s	0	1	0%

Number of PHASER_REFs	0	6	0%
Number of PHY_CONTROLS	0	6	0%
Number of PLLE2_ADVs	0	6	0%
Number of STARTUPs	0	1	0%
Number of XADCs	0	1	0%
Average Fanout of Non-Clock Nets	2.15		

Performance Summary				[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

d) Timing constraints

Met	Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
1 Yes	Autotimespec constraint for clock net clock BUFGP	SETUPHOLD	0.476ns	4.923ns	0	00

```
-----
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE_install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml NAdder.twx NAdder.ncd -o NAdder.twr NAdder.pcf

Design file:           NAdder.ncd
Physical constraint file: NAdder.pcf
Device,package,speed:  xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:          verbose report

Environment Variable    Effect
-----
NONE                    No environment variables were set
-----

INFO:Timing:2698 - No timing constraints found, doing default enumeration.

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide \(UG612\).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
option. All paths that are not constrained will be reported in the
unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
a 50 Ohm transmission line loading model. For the details of this model,
and for more information on accounting for different loading conditions,
please see the device datasheet.

Data Sheet report:
-----
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-----+-----+-----+-----+-----+-----+-----+-----+-----+
|Max Setup to| Process |Max Hold to | Process |                                     |
Clock |
Source | clk (edge) | Corner    | clk (edge) | Corner    |Internal Clock(s) |
Phase |
-----+-----+-----+-----+-----+-----+-----+-----+
-----+
```

N<0> 0.000		0.453 (R)	FAST		1.656 (R)	SLOW	clock_BUFGP	
N<1> 0.000		0.401 (R)	FAST		1.720 (R)	SLOW	clock_BUFGP	
N<2> 0.000		0.349 (R)	FAST		1.791 (R)	SLOW	clock_BUFGP	
N<3> 0.000		0.378 (R)	FAST		1.771 (R)	SLOW	clock_BUFGP	
N<4> 0.000		0.325 (R)	FAST		1.836 (R)	SLOW	clock_BUFGP	
N<5> 0.000		0.328 (R)	FAST		1.824 (R)	SLOW	clock_BUFGP	
N<6> 0.000		0.263 (R)	FAST		1.908 (R)	SLOW	clock_BUFGP	
N<7> 0.000		0.348 (R)	FAST		1.800 (R)	SLOW	clock_BUFGP	
N<8> 0.000		0.180 (R)	FAST		2.012 (R)	SLOW	clock_BUFGP	
N<9> 0.000		0.287 (R)	FAST		1.890 (R)	SLOW	clock_BUFGP	
N<10> 0.000		0.256 (R)	FAST		1.915 (R)	SLOW	clock_BUFGP	
N<11> 0.000		0.284 (R)	FAST		1.845 (R)	SLOW	clock_BUFGP	
N<12> 0.000		0.183 (R)	FAST		2.017 (R)	SLOW	clock_BUFGP	
N<13> 0.000		0.175 (R)	FAST		2.025 (R)	SLOW	clock_BUFGP	
N<14> 0.000		0.259 (R)	FAST		1.914 (R)	SLOW	clock_BUFGP	
rst 0.000		3.354 (R)	SLOW		1.931 (R)	SLOW	clock_BUFGP	
-----+-----+-----+-----+-----+-----+-----+-----+-----								
-----+								

Clock clock to Pad

-----+-----+-----+-----+-----+-----+-----+-----							
-----+-----+							
Max (slowest) clk		Process	Min (fastest) clk	Process			
Clock							
Destination	(edge) to PAD	Corner	(edge) to PAD	Corner	Internal		
Clock(s)	Phase						
-----+-----+-----+-----+-----+-----+-----+-----							
-----+-----+							
sum<0>   0.000		7.971 (R)	SLOW		3.391 (R)	FAST	clock_BUFGP
sum<1>   0.000		7.879 (R)	SLOW		3.343 (R)	FAST	clock_BUFGP
sum<2>   0.000		7.984 (R)	SLOW		3.401 (R)	FAST	clock_BUFGP
sum<3>   0.000		8.090 (R)	SLOW		3.445 (R)	FAST	clock_BUFGP
sum<4>   0.000		8.096 (R)	SLOW		3.456 (R)	FAST	clock_BUFGP
sum<5>   0.000		8.158 (R)	SLOW		3.476 (R)	FAST	clock_BUFGP
sum<6>   0.000		8.041 (R)	SLOW		3.420 (R)	FAST	clock_BUFGP
sum<7>   0.000		8.006 (R)	SLOW		3.412 (R)	FAST	clock_BUFGP
sum<8>   0.000		8.076 (R)	SLOW		3.437 (R)	FAST	clock_BUFGP
sum<9>   0.000		8.034 (R)	SLOW		3.434 (R)	FAST	clock_BUFGP
sum<10>   0.000		8.100 (R)	SLOW		3.454 (R)	FAST	clock_BUFGP
sum<11>   0.000		8.399 (R)	SLOW		3.612 (R)	FAST	clock_BUFGP
sum<12>   0.000		8.295 (R)	SLOW		3.568 (R)	FAST	clock_BUFGP
sum<13>   0.000		8.293 (R)	SLOW		3.562 (R)	FAST	clock_BUFGP

```

sum<14>      |          8.341 (R) |          SLOW  |          3.565 (R) |          FAST  | clock_BUFGP
|    0.000 |
-----+-----+-----+-----+-----+-----+-----+
-----+-----+

```

Clock to Setup on destination clock clock

```

-----+-----+-----+-----+-----+-----+-----+
          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----+-----+-----+-----+-----+-----+-----+
clock      |    4.923|          |          |          |
-----+-----+-----+-----+-----+-----+-----+

```

Analysis completed Mon Mar 07 20:59:50 2022

Trace Settings:

Trace Settings

Peak Memory Usage: 5003 MB

## ❖ Verilog Code:

### Main Module:

```

1  `timescale 1 ns/1 ps
2
3  module Nadder(
4      input [14:0] N,
5      //if input is not 14 bits then the MACROS dont work properly because they need all the inputs and outputs to tbe of the same width=15
6      //the counter width should also be 15 bits because thats going to the input of the 15bit adder
7      input clock, rst,
8
9      output wire[14:0] sum //ouptut is 15bits
10 );
11
12 //DEFINING TEMPORARY USABLE VARIABLES
13 wire var, carryo; //carry out
14 wire[14:0] count, temp;
15 //14 bits because the n can be 255(8bit) and n+1 will be 9bits
16 //comp_output is the comparator output. comp_output=0 till the desired value is not reached by the output of the counter
17
18 //temp=n+1 always. we need to run the counter n+1 times because the output of the counter starts from '0'
19 //so when count=0, sum=0. //when count=1,sum=1.
20 //so even if do n=1, then we will get the desired output sum='1', after 2 cycles of the counter
21
22
23
24 //MACRO MODULE TO PERFORM ADDITION OF CURRENT NUMBER TO PREV SUM
25 ADDSUB_MACRO #(
26     .DEVICE("7SERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6", "7SERIES"
27     .LATENCY(1), // Desired clock cycle latency, 0-2
28     .WIDTH(15) // Input / output bus width, 1-15
29 ) ADDSUB_MACRO_inst (
30     .CARRYOUT(carryo), // 1-bit carry-out output signal
31     .RESULT(sum), // Add/sub result output, width defined by WIDTH parameter
32     .A(N), // Input A bus, width defined by WIDTH parameter
33     .ADD_SUB(1'b1), // 1-bit add/sub input, high selects add, low selects subtract
34     .B(count), // Input B bus, width defined by WIDTH parameter
35     .CARRYIN(carryo), // 1-bit carry-in input
36     .CE(~var), // 1-bit clock enable input
37     .CLK(clock), // 1-bit clock input
38     .RST(rst) // 1-bit active high synchronous reset
39 );
40
41 //MACRO MODULE TO PERFORM ADDITION OF 1 TO COUNTER AT EVERY POSEDGE OF CLOCK. output is temp=n+1
42 ADDSUB_MACRO #(
43     .DEVICE("7SERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "SPARTAN6", "7SERIES"
44     .LATENCY(1), // Desired clock cycle latency, 0-2
45     .WIDTH(15) // Input / output bus width, 1-15
46 ) ADDSUB_MACRO_inst_init (
47     .CARRYOUT(), // 1-bit carry-out output signal
48     .RESULT(temp), // Add/sub result output, width defined by WIDTH parameter
49     .A(N), // Input A bus, width defined by WIDTH parameter
50     .ADD_SUB(1'b1), // 1-bit add/sub input, high selects add, low selects subtract
51     .B(15'b1), // Input B bus, width defined by WIDTH parameter
52     .CARRYIN(1'b0), // 1-bit carry-in input
53     .CE(1'b1), // 1-bit clock enable input
54     .CLK(clock), // 1-bit clock input
55     .RST(1'b0) // 1-bit active high synchronous reset
56 );
57
58 //MACRO FOR COUNTER
59 COUNTER_TC_MACRO #(
60     .COUNT_BY(48'h00000000000001), // Count by value
61     .DEVICE("7SERIES"), // Target Device: "VIRTEX5", "VIRTEX6", "7SERIES"
62     .DIRECTION("UP"), // Counter direction, "UP" or "DOWN"
63     .RESET_UPON_TC("FALSE"), // Reset counter upon terminal count, "TRUE" or "FALSE"
64     .TC_VALUE(48'h00000000000000), // Terminal count value
65     .WIDTH_DATA(15) // Counter output bus width, 1-15
66 ) COUNTER_TC_MACRO_inst (
67     .Q(count), // Counter output bus, width determined by WIDTH_DATA parameter
68     .TC(), // 1-bit terminal count output, high = terminal count is reached
69     .CLK(clock), // 1-bit positive edge clock input
70     .CE(~var), // 1-bit active high clock enable input

```



```

71         // we stop the counter as soon as we reach our required output(count)=n+1
72         .RST(rst) // 1-bit active high synchronous reset
73     );
74
75     //MACRO TO COMPARE TWO NUMBERS, USED TO STOP COUNTER AT USER INPUT
76     EQ_COMPARE_MACRO #(
77         .DEVICE("7SERIES"),           // Target Device: "VIRTEX5", "VIRTEX6","7SERIES"
78         .LATENCY(0),                  // Desired clock cycle latency, 0-2
79         .MASK(48'hFFFFFFFFFFFF),      // Select bits to be masked, must set SEL_MASK="MASK"
80         .SEL_MASK("DYNAMIC_PATTERN"), // "MASK" = use MASK parameter,
81                                     // "DYNAMIC_PATTERN" = use DYNAMIC_PATTERN input bus
82         .SEL_PATTERN("DYNAMIC_PATTERN"), // "STATIC_PATTERN" = use STATIC_PATTERN parameter,
83                                     // "DYNAMIC_PATTERN" = use DYNAMIC_PATTERN input bus
84         .STATIC_PATTERN(48'hFFFFFFFFFFFF), // Specify static pattern, must set SEL_PATTERN = "STATIC_PATTERN"
85         .WIDTH(15)                    // Comparator output bus width, 1-15
86     ) EQ_COMPARE_MACRO_inst (
87         .Q(var), // 1-bit output indicating a match
88         .CE(1'b1), // 1-bit active high input clock enable
89         .CLK(clock), // 1-bit positive edge clock input
90         .DATA_IN(temp), // Input Data Bus, width determined by WIDTH parameter
91         // temp =n+1. we wanna run the counter for n+1 times
92         .DYNAMIC_PATTERN(count), // Input Dynamic Match/Mask Bus, width determined by WIDTH parameter
93         .RST(rst) // 1-bit input active high reset
94     );
95
96 endmodule
97

```

## Test bench

```

1  `timescale 1 ns/1 ps
2  module main_testbench;
3
4      // DEFINING THE INPUTS
5      reg [14:0] inp;
6      wire [14:0] sum;
7      reg clock, rst;
8
9      //MAIN MODULE
10     NAdder A(
11
12         .sum(sum),
13         .clock(clock),
14         .N(inp),
15         .rst(rst)
16     );
17
18
19
20     //INITIALIZING THE INPUTS TO OUR TESTBENCH
21     initial begin
22         clock = 1'b0;
23         rst = 1'b0;
24         inp = 15'd9;
25         //inp = 15'b000000000000111;
26     end
27
28     always #1
29     begin
30         clock = ~clock;
31     end
32     initial begin
33         $monitor("t=%2d n=%3d, out=%5d \n", $time, inp, sum);
34     end
35 endmodule

```



## Project 2: Processor using structural code

### ❖ Aim of the project:

Design a Processor to perform the following operations on 4 registers:

- i. Addition
- ii. Subtraction
- iii. Move
- iv. Input
- v. Output

### ❖ Software used: ISE design suite

### ❖ Coding Language used: Verilog

### ❖ Defined OpCode:

We have 4 registers which are 8-bit each. We denote the registers as follows

Register	Code
<b>A</b>	00
<b>B</b>	01
<b>C</b>	10
<b>D</b>	11

We also have a '**input\_data**' port for giving 8-bit data input

#### **OpCode for Instructions:**

##### i) **Additon**

OPCODE: 00

Syntax: ADD <dest> <src1><src2>

Example: Instruction code= 00000110

OPCODE	SRC1	SRC2	DEST
<b>00</b>	00	01	10
ADD	A	B	C

The above code translates to  $C=A+B$

##### ii) **Subtraction**

OPCODE: 01

Syntax: SUB <dest> <src1><src2>

Example: Instruction code= 01000110

OPCODE	SRC1	SRC2	DEST
<b>01</b>	00	01	10
SUB	A	B	C

The above code translates to  $C=A-B$

##### iii) **Move**

OPCODE: 11

Syntax: MOV <xx><src><dest>

Example: Instruction code= 11000110

OPCODE	<xx>	SRC	DEST
<b>11</b>	00	01	10
MOV	Don't care	B	C

The above code translates to  $C=B$ . We copy the value of the register B into register C

iv) **Input**

OPCODE: 100

Syntax: IN <xxx><dest>

Example: Instruction code= 100 001 10

OPCODE	<xxx>	DEST
100	001	10
IN	Don't care	C

The above code translates to C=input\_data

We store the 8-bit input data which comes through the input port and store it in the register C

v) **Output**

OPCODE: 101

Syntax: OUT <xxx><src>


Example: Instruction code= 101 001 10

OPCODE	<xxx>	SRC
101	001	10
IN	Don't care	C

The above code translates to output=C

We take the data stored in the register C and then route it to the output port

The **Block diagram** of the Microprocessor has been shown below




❖ Results:

a) Console Output

Complete output of the test bench code:

```
time=0,inst=00000000, out= 0
input 5 to A
time=2,inst=10000000, out= 0
input 6 to B
time=4,inst=10000001, out= 0
output A
time=6,inst=10100000, out= 5
ADD C=A+B
time=8,inst=00100001, out= 0
output C
time=10,inst=10100010, out= 11
move C to D
time=12,inst=11001110, out= 0
output D
time=14,inst=10100011, out= 11
SUB D=C-A
time=16,inst=01111000, out= 0
output D
time=18,inst=10100011, out= 6
input 15 to B
time=20,inst=10000001, out= 0
output B
time=22,inst=10100001, out= 15
output A
time=24,inst=10100000, out= 5
SUB C=B-A
time=26,inst=01100100, out= 0
output C
time=28,inst=10100010, out= 10
```

b) Waveform output



The above waveform correspond to the following portion of the testbench code:

```

input 5 to A
time=2,inst=10000000, out= 0
input 6 to B
time=4,inst=10000001, out= 0
output A
time=6,inst=10100000, out= 5
ADD C=A+B
time=8,inst=00100001, out= 0
output C
time=10,inst=10100010, out= 11
move C to D
time=12,inst=11001110, out= 0
output D
time=14,inst=10100011, out= 11
SUB D=C-A
time=16,inst=01111000, out= 0
output D
time=18,inst=10100011, out= 6
input 15 to B
time=20,inst=10000001, out= 0

```

Here we can clearly see that the given instructions produce the expected results in the output.

- **Instruction= 10000000**  
We input '5' to the register A and then input '6' to register B.
- **Instruction= 10000001**  
The data is fetched from the register A and the output is given as '5'. This is the expected output
- **Instruction= 10100000**  
Then we add the values of register 'A' and 'B' and then store it in the register 'C'
- **Instruction= 00100001**  
We fetch the data from register 'C' and then get it as the output

#### ❖ Simulation specifications:


- Behavioural design method was not used in this design.
- No use of the keyword 'always' except in the flip flop module
- The entire code has been done in structural method.
- Any '**assign**' keyword can be replaced using some gates with an output and multiple inputs.
- The '**assign**' keyword has also been used to connect the wires
- The JK flip flop has been implemented using a '**reg q**'. And then the code for this particular module has been done in behavioural method
- Code for JK flip flop with an **enable** input to activate memory mode whenever the **enable=0**:

```

193 module jk_ff( input j, input k, input enable, input clk, output q);
194     reg q;
195     wire jin, kin;
196     assign jin= (j&enable);
197     assign kin= (k&enable);
198     always @ (posedge clk )
199         case ({jin, kin})
200             2'b00 : q <= q;
201             2'b01 : q <= 0;
202             2'b10 : q <= 1;
203             2'b11 : q <= ~q;
204         endcase
205
206 endmodule

```

- The flip flop is actually implemented using MUX in the Verilog Schematic . As it can be seen below



❖ Verilog Code:

## Main Module:

```

1 timescale ns / 1ps
2 module processor(data_in,out,inst,clk);
3     input [7:0]data_in,inst;
4     input clk;
5     output [7:0]out; //9 bit output for sum but for now lets keep it 8-bit
6     //wire [7:0]A,B,C,D; //cant declare them as reg
7
8     wire enIN,enOUT,enADD,enSUB,enMOV;
9     and(enIN,inst[7],~inst[6],~inst[5]); //100
10    and(enOUT,inst[7],~inst[6],inst[5]); //101
11    and(enADD,~inst[7],~inst[6]); //00
12    and(enSUB,~inst[7],inst[6]); //01
13    and(enMOV,inst[7],inst[6]); //11
14
15    wire enA,enB,enC,enD;
16    wire [7:0] ff_in;
17    wire [7:0] output_data;
18    outdata
19    o1(enOUT,inst[1:0],output_data,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
20    assign out=output_data;
21
22    //inst[5:4] // desitnation
23    //inst[3:2],inst[1:0] // source 1,2
24    wire [7:0] output_sum;
25    wire enAsum,enBsum,enCsum,enDsum;
26    add_out
27    add1(enADD,inst[5:4],inst[3:2],inst[1:0],enAsum,enBsum,enCsum,enDsum,output_sum,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
28    //assign out=output_sum; // works only if out has not been assigned earlier
29
30    wire enAmov,enBmov,enCmov,enDmov;
31    wire [7:0] output_mov;
32    mov_out
33    mov1(enMOV,inst[3:2],inst[1:0],enAmov,enBmov,enCmov,enDmov,output_mov,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
34
35    wire [7:0] output_sub;
36    wire enAsub,enBsub,enCsub,enDsub;
37    sub_out
38    sub1(enSUB,inst[5:4],inst[3:2],inst[1:0],enAsub,enBsub,enCsub,enDsub,output_sub,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
39
40    wire enAin,enBin,enCin,enDin; //enAin=enable A in
41    Idata i1(enIN,inst[1:0],enAin,enBin,enCin,enDin);

```



```

39 assign ff_in[0]=(enADD&output_sum[0]) | (enIN&data_in[0]) | (enMOV&output_mov[0]) | (enSUB&output_sub[0]);
40 assign ff_in[1]=(enADD&output_sum[1]) | (enIN&data_in[1]) | (enMOV&output_mov[1]) | (enSUB&output_sub[1]);
41 assign ff_in[2]=(enADD&output_sum[2]) | (enIN&data_in[2]) | (enMOV&output_mov[2]) | (enSUB&output_sub[2]);
42 assign ff_in[3]=(enADD&output_sum[3]) | (enIN&data_in[3]) | (enMOV&output_mov[3]) | (enSUB&output_sub[3]);
43 assign ff_in[4]=(enADD&output_sum[4]) | (enIN&data_in[4]) | (enMOV&output_mov[4]) | (enSUB&output_sub[4]);
44 assign ff_in[5]=(enADD&output_sum[5]) | (enIN&data_in[5]) | (enMOV&output_mov[5]) | (enSUB&output_sub[5]);
45 assign ff_in[6]=(enADD&output_sum[6]) | (enIN&data_in[6]) | (enMOV&output_mov[6]) | (enSUB&output_sub[6]);
46 assign ff_in[7]=(enADD&output_sum[7]) | (enIN&data_in[7]) | (enMOV&output_mov[7]) | (enSUB&output_sub[7]);
47
48 assign enA= enASum | enAin | enAmov | enASub;
49 assign enB= enBsum | enBin | enBmov | enBsub;
50 assign enC= enCsum | enCin | enCmov | enCsub;
51 assign enD= enDsum | enDin | enDmov | enDsub;
52
53 jk_ff a0(ff_in[0],~ff_in[0],enA, clk, aq0); // j,k,enable, clk, q
54 jk_ff a1(ff_in[1],~ff_in[1],enA, clk, aq1);
55 jk_ff a2(ff_in[2],~ff_in[2],enA, clk, aq2);
56 jk_ff a3(ff_in[3],~ff_in[3],enA, clk, aq3);
57 jk_ff a4(ff_in[4],~ff_in[4],enA, clk, aq4);
58 jk_ff a5(ff_in[5],~ff_in[5],enA, clk, aq5);
59 jk_ff a6(ff_in[6],~ff_in[6],enA, clk, aq6);
60 jk_ff a7(ff_in[7],~ff_in[7],enA, clk, aq7);
61
62 jk_ff b0(ff_in[0],~ff_in[0],enB, clk, bq0); // j,k,enable, clk, q
63 jk_ff b1(ff_in[1],~ff_in[1],enB, clk, bq1);
64 jk_ff b2(ff_in[2],~ff_in[2],enB, clk, bq2);
65 jk_ff b3(ff_in[3],~ff_in[3],enB, clk, bq3);
66 jk_ff b4(ff_in[4],~ff_in[4],enB, clk, bq4);
67 jk_ff b5(ff_in[5],~ff_in[5],enB, clk, bq5);
68 jk_ff b6(ff_in[6],~ff_in[6],enB, clk, bq6);
69 jk_ff b7(ff_in[7],~ff_in[7],enB, clk, bq7);
70
71 jk_ff c0(ff_in[0],~ff_in[0],enC, clk, cq0); // j,k,enable, clk, q
72 jk_ff c1(ff_in[1],~ff_in[1],enC, clk, cq1);
73 jk_ff c2(ff_in[2],~ff_in[2],enC, clk, cq2);
74 jk_ff c3(ff_in[3],~ff_in[3],enC, clk, cq3);
75 jk_ff c4(ff_in[4],~ff_in[4],enC, clk, cq4);
76 jk_ff c5(ff_in[5],~ff_in[5],enC, clk, cq5);
77 jk_ff c6(ff_in[6],~ff_in[6],enC, clk, cq6);
78 jk_ff c7(ff_in[7],~ff_in[7],enC, clk, cq7);
79
80 jk_ff d0(ff_in[0],~ff_in[0],enD, clk, dq0); // j,k,enable, clk, q
81 jk_ff d1(ff_in[1],~ff_in[1],enD, clk, dq1);
82 jk_ff d2(ff_in[2],~ff_in[2],enD, clk, dq2);
83 jk_ff d3(ff_in[3],~ff_in[3],enD, clk, dq3);
84 jk_ff d4(ff_in[4],~ff_in[4],enD, clk, dq4);
85 jk_ff d5(ff_in[5],~ff_in[5],enD, clk, dq5);
86 jk_ff d6(ff_in[6],~ff_in[6],enD, clk, dq6);
87 jk_ff d7(ff_in[7],~ff_in[7],enD, clk, dq7);
88 endmodule
89
90
91 module sub_out(
92 input enSUB,
93 input [1:0] destination,
94 input [1:0] source1,
95 input [1:0] source2,
96 output enA,enB,enC,enD,
97 output [7:0] out,
98 input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,
99 input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,
100 input cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
101 input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
102
103 wire [7:0] s1,s2; //fetch data
104 outdata_o_s2(enSUB,source2,s2,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
105 outdata_o_s1(enSUB,source1,s1,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
106
107 //s1-s2,cin=1
108 Adder_sub_out(s1,s2,1'b1,out,cout); //a,b,cin,sum,cout
109 /* wire [7:0] temp;
110 Adder_sub_out(s1,s2,1,temp,cout); //a,b,cin,sum,cout
111 assign out=temp;
112 Adder_final_out(~temp,0,1,out,cout2);
113 */
114 INdata_i_sub(enSUB,destination,enA,enB,enC,enD);
115
116 endmodule
117
118 module mov_out(
119 input enMOV,
120 input [1:0] destination,
121 input [1:0] source,
122 output enA,enB,enC,enD,
123 output [7:0] out,
124 input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,
125 input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,

```

---

```

126 input cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
127 input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
128
129 outdata_o_s1(enMOV,source,out,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
130 INdata_i_mov(enMOV,destination,enA,enB,enC,enD);
131
132 endmodule
133
134 module add_out(
135 input enADD,
136 input [1:0] destination,
137 input [1:0] source1,
138 input [1:0] source2,
139 output enA,enB,enC,enD,
140 output [7:0] out,
141 input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,
142 input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,
143 input cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
144 input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
145
146 wire [7:0] s1,s2; //fetch data
147 //wire cout;
148 outdata_o_s2(enADD,source2,s2,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
149 outdata_o_s1(enADD,source1,s1,aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
150 //COUT IS OPEN
151 Adder_sum_out(s1,s2,1'b0,out,cout); //a,b,cin,sum,cout
152 INdata_i_sum(enADD,destination,enA,enB,enC,enD);
153
154 endmodule
155
156
157 module outdata(
158 input enOUT,
159 input [1:0] sel,
160 output [7:0] out,
161 input aq0,aq1,aq2,aq3,aq4,aq5,aq6,aq7,
162 input bq0,bq1,bq2,bq3,bq4,bq5,bq6,bq7,
163 input cq0,cq1,cq2,cq3,cq4,cq5,cq6,cq7,
164 input dq0,dq1,dq2,dq3,dq4,dq5,dq6,dq7);
165 //1:4 DeMUX
166 wire enA,enB,enC,enD;
167 assign enA = (~sel[0]) & (~sel[1]) & enOUT; //can be done using and gate too
168 assign enB = (~sel[1]) & sel[0] & enOUT;
169 assign enC = sel[1] & (~sel[0]) & enOUT;

```

```

170 assign enD = sel[1] & sel[0] & enOUT;
171
172 assign out[0]=(aq0&enA) | (bq0&enB) | (cq0&enC) | (dq0&enD);
173 assign out[1]=(aq1&enA) | (bq1&enB) | (cq1&enC) | (dq1&enD);
174 assign out[2]=(aq2&enA) | (bq2&enB) | (cq2&enC) | (dq2&enD);
175 assign out[3]=(aq3&enA) | (bq3&enB) | (cq3&enC) | (dq3&enD);
176 assign out[4]=(aq4&enA) | (bq4&enB) | (cq4&enC) | (dq4&enD);
177 assign out[5]=(aq5&enA) | (bq5&enB) | (cq5&enC) | (dq5&enD);
178 assign out[6]=(aq6&enA) | (bq6&enB) | (cq6&enC) | (dq6&enD);
179 assign out[7]=(aq7&enA) | (bq7&enB) | (cq7&enC) | (dq7&enD);
180
181 endmodule
182
183 module INdata( input enIN,
184               input [1:0] sel,
185               output enA,enB,enC,enD);
186
187 assign enA = (~sel[0]) & (~sel[1]) & enIN;
188 assign enB = (~sel[1]) & sel[0] & enIN;
189 assign enC = sel[1] & (~sel[0]) & enIN;
190 assign enD = sel[1] & sel[0] & enIN;
191 endmodule
192
193 module jk_ff( input j, input k,input enable, input clk, output q);
194 reg q;
195 wire jin,kin;
196 assign jin=(j&enable);
197 assign kin=(k&enable);
198 always @(posedge clk )
199     case ({jin,kin})
200         2'b00 : q <= q;
201         2'b01 : q <= 0;
202         2'b10 : q <= 1;
203         2'b11 : q <= ~q;
204     endcase
205
206 endmodule
207
208 /*
209 module jk_ff(input j, input k,input enable, input clk, output q);
210
211 wire jin,kin;
212 assign jin=(j&enable);
213 assign kin=(k&enable);
214
215 wire nand1_out; // output from nand1
216 wire nand2_out; // output from nand2
217
218 nand(nand1_out, jin,clk,qbar);
219 nand(nand2_out, kin,clk,q);
220 nand(q,qbar,nand1_out);
221 nand(qbar,q,nand2_out);
222
223 endmodule
224 */
225
226 module Adder( a,b,cin,
227              sum,cout); // dont do input a,b here
228 input [7:0]a,b;
229 input cin;
230 output wire [7:0]sum;
231 output cout;
232 FullAdder FA1(a[0],b[0],cin,sum[0],cout1); //FA1 is an instance of Fulladder module
233 FullAdder FA2(a[1],b[1],cout1,sum[1],cout2);
234 FullAdder FA3(a[2],b[2],cout2,sum[2],cout3);
235 FullAdder FA4(a[3],b[3],cout3,sum[3],cout4);
236 FullAdder FA5(a[4],b[4],cout4,sum[4],cout5);
237 FullAdder FA6(a[5],b[5],cout5,sum[5],cout6);
238 FullAdder FA7(a[6],b[6],cout6,sum[6],cout7);
239 FullAdder FA8(a[7],b[7],cout7,sum[7],cout);
240
241 endmodule
242
243 module FullAdder(a,b,cin,sum,cout);
244 input a,b,cin;
245 output wire sum,cout;
246 wire s1,c1,c2,c3;
247 xor(s1,a,b);
248 xor(sum,s1,cin);
249 and(c1,a,b);
250 and(c2,b,cin);
251 and(c3,a,cin);
252 or(cout,c1,c2,c3);
253 endmodule
254

```



## Test bench:

```
1 `timescale 1ns / 1ps
2 module test1;
3
4     // Inputs
5     reg [7:0] data_in;
6     reg [7:0] inst;
7     reg clk;
8
9     // Outputs
10    wire [7:0] out;
11    always #1 clk = ~clk;
12
13    // Instantiate the Unit Under Test (UUT)
14    processor uut (
15        .data_in(data_in),
16        .out(out),
17        .inst(inst),
18        .clk(clk)
19    );
20
21    initial begin
22        // Initialize Inputs
23        data_in = 0;
24        inst = 0;
25        clk = 0;
26
27        #2
28        $display("input 5 to A");
29        data_in = 8'd5;
30        inst = 8'b10000000;
31        #2
32        data_in = 8'd6;
33        $display("input 6 to B");
34        inst = 8'b10000001;
35
36        #2
37        $display("output A");
38        inst = 8'b10100000;
39        #2
40        $display("ADD C=A+B"); //c=11,a=5,b=6
41        inst = 8'b00100001;
42
43        #2
44        $display("output C");
45        inst = 8'b10100010;
46
47        #2
48        $display("move C to D");
49        inst = 8'b11001110;
50        #2
51        $display("output D");
52        inst = 8'b10100011;
53
54        #2
55        $display("SUB D=C-A"); //11-5=6
56        inst = 8'b01111000;
57
58        #2
59        $display("output D");
60        inst = 8'b10100011;
61
62        #2
63        data_in = 8'd15;
64        $display("input 15 to B");
65        inst = 8'b10000001;
66
67        #2
68        $display("output B");
69        inst = 8'b10100001;
70
71        #2
72        $display("output A");
73        inst = 8'b10100000;
74
75        #2
76        $display("SUB C=B-A"); //15-5=10
77        inst = 8'b01100100; // we cant do B=B-A bcoz we dont store the value in some temporary register.
78
79        #2
80        $display("output C");
81        inst = 8'b10100010;
82    end
83    initial $monitor("time=%g,inst=%b, out=%d", $time, inst, out);
84    initial #100 $finish;
85 endmodule
```