

- [CPSC 275: Introduction to Computer Systems](#)

[CPSC 275: Introduction to Computer Systems](#)

Fall 2025

- [Syllabus](#)
- [Schedule](#)
- [Resources](#)
- [Upload](#)
- [Solution](#)

Homework 26

NOTE: You are not required to hand in the following exercises, but you are strongly encouraged to complete them to strengthen your understanding of the concepts covered in class.

1. The following table gives the parameters for a number of different caches. For each cache, determine the number of cache sets (S), tag bits (t), set index bits (s), and block offset bits (b).

Cache	m	C	B	E	S	t	s	b
1.	32	1024	4	1				
2.	32	1024	8	4				
3.	32	1024	32	32				

where m is the number of memory address bits, and C is cache size in bytes not including overhead such as the valid and tag bits.

2. The following table gives the parameters for a number of different caches. For each cache, fill in the missing fields in the table.

Cache	m	C	B	E	S	t	s	b
1.	32	8	1		21	8	3	
2.	32	2048	—	—	128	23	7	2
3.	32	1024	2	8	64	—	1	
4.	32	1024	—	2	16	23	4	—

- **Welcome: Sean**

- [LogOut](#)

