# Miniproject 1

Sparsh Bansal

February 16, 2021

# 1 Schematics

This section includes the screenshots for transistor-level schematics for a CMOS inverter and a two-input NAND gate. Additionally, it contains a symbol level schematic for a two-input AND gate loaded with a 200-fF capacitor for the transient simulation.

#### 1.1 CMOS Inverter




Figure 1: CMOS Inverter Schematic

# 1.2 Two-input NAND Gate




Figure 2: Two-input NAND Gate Schematic

### 1.3 Two-input AND Gate

### $1.3.1 \quad \text{Using NAND} + \text{Inverter}$




Figure 3: Two-input AND Gate Schematic

#### 1.3.2 Two-input AND Gate




Figure 4: Two-input AND Gate Schematic

#### 1.3.3 Two-input AND Gate Transient Simulation

Simulation inputs and output are summarized below:

A	B	A&B
0	0	0
0	1	0
1	0	0
1	1	1

Note: 0 here stands for 0V, and the 1 would equate to 1.8V input.




Figure 5: Two-input AND Gate Transient Simulation

# 2 Layout

This section includes the top-level layout for a 2-input AND gate prepared in Magic. The layout is free of design rule violations, with the AND gate's inputs and output available at the boundary of the top-level cell.




Figure 6: Two-input AND Gate Layout

#### 3 Layout Versus Schematic Report

The netlists from the two-input AND gate from Xschem and Magic are compared to generate the LVS report using Netcomp. The two netlists match uniquely.

```
Equate elements: no current cell.
  Equate elements: no current cell.
  Subcircuit summary:
  Circuit 1: inverter
                                     |Circuit 2: inverter
  |sky130_fd_pr__pfet_01v8 (1)
  sky130_fd_pr__pfet_01v8 (1)
  sky130_fd_pr__nfet_01v8 (1)
                                    |sky130_fd_pr__nfet_01v8 (1)
  Number of devices: 2
                                     |Number of devices: 2
Number of nets: 4
                                    |Number of nets: 4
ıı -----|
  Circuits match uniquely.
  Property errors were found.
13
  Netlists match uniquely.
  There were property errors.
  sky130_fd_pr__pfet_01v80 vs. sky130_fd_pr__pfet_01v8M1:
  w circuit1: 1 circuit2: 2 (delta=66.7%, cutoff=1%)
17
  Subcircuit pins:
19
  Circuit 1: inverter
                                     |Circuit 2: inverter
21
                                     | Y
                                     ΙA
  VP
                                     | VP
24
  VN
                                     IVN
  _____|
26
  Cell pin lists are equivalent.
27
  Device classes inverter and inverter are equivalent.
28
29
  Subcircuit summary:
30
  Circuit 1: nand
                                     |Circuit 2: nand
31
  _____|
32
 sky130_fd_pr__pfet_01v8 (2)
                                     |sky130_fd_pr__pfet_01v8 (2)
                                    |sky130_fd_pr__nfet_01v8 (2)
34 sky130_fd_pr__nfet_01v8 (2)
  Number of devices: 4
                                     |Number of devices: 4
36
  Number of nets: 6
                                     |Number of nets: 6
  ______|
  Circuits match uniquely.
  Netlists match uniquely.
39
40
41
  Subcircuit pins:
  Circuit 1: nand
                                     |Circuit 2: nand
  Y
                                     ΙY
45 VN
46 A
                                     |B **Mismatch**
                                     |A **Mismatch**
  VP
                                     IVP
```

```
_____|
  Cell pin lists are equivalent.
  Device classes nand and nand are equivalent.
53 Subcircuit summary:
  Circuit 1: and.spice
                                   |Circuit 2: and_xschem.spice
  _____|
inverter (1)
                                    |inverter (1)
  nand (1)
                                    |nand (1)
  Number of devices: 2
                                    |Number of devices: 2
Number of nets: 6
                                    |Number of nets: 6
  Circuits match uniquely.
Netlists match uniquely.
63 Cells have no pins; pin matching not needed.
64 Device classes and spice and and xschem.spice are equivalent.
65 Circuits match uniquely.
66 The following cells had property errors: inverter
```

### 4 Design Files

All of the design file are available on a GitHub repository that is linked here.