



Miniproject 1

Sparsh Bansal

February 16, 2021

1 Schematics

This section includes the screenshots for transistor-level schematics for a CMOS inverter and a two-input NAND gate. Additionally, it contains a symbol level schematic for a two-input AND gate loaded with a 200-fF capacitor for the transient simulation.

1.1 CMOS Inverter




Figure 1: CMOS Inverter Schematic

1.2 Two-input NAND Gate




Figure 2: Two-input NAND Gate Schematic

1.3 Two-input AND Gate

1.3.1 Using NAND + Inverter




Figure 3: Two-input AND Gate Schematic

1.3.2 Two-input AND Gate




Figure 4: Two-input AND Gate Schematic

1.3.3 Two-input AND Gate Transient Simulation

Simulation inputs and output are summarized below:

A	B	A&B
0	0	0
0	1	0
1	0	0
1	1	1

Note: 0 here stands for 0V, and the 1 would equate to 1.8V input.




Figure 5: Two-input AND Gate Transient Simulation

2 Layout

This section includes the top-level layout for a 2-input AND gate prepared in Magic. The layout is free of design rule violations, with the AND gate's inputs and output available at the boundary of the top-level cell.




Figure 6: Two-input AND Gate Layout

3 Layout Versus Schematic Report

The netlists from the two-input AND gate from Xschem and Magic are compared to generate the LVS report using Netcomp. The two netlists match uniquely.

```
1 Equate elements: no current cell.
2 Equate elements: no current cell.
3
4 Subcircuit summary:
5 Circuit 1: inverter | Circuit 2: inverter
6 -----|-----
7 sky130_fd_pr__pfet_01v8 (1) | sky130_fd_pr__pfet_01v8 (1)
8 sky130_fd_pr__nfet_01v8 (1) | sky130_fd_pr__nfet_01v8 (1)
9 Number of devices: 2 | Number of devices: 2
10 Number of nets: 4 | Number of nets: 4
11 -----|-----
12 Circuits match uniquely.
13 Property errors were found.
14 Netlists match uniquely.
15 There were property errors.
16 sky130_fd_pr__pfet_01v80 vs. sky130_fd_pr__pfet_01v8M1:
17 w circuit1: 1 circuit2: 2 (delta=66.7%, cutoff=1%)
18
19 Subcircuit pins:
20 Circuit 1: inverter | Circuit 2: inverter
21 -----|-----
22 Y | Y
23 A | A
24 VP | VP
25 VN | VN
26 -----|-----
27 Cell pin lists are equivalent.
28 Device classes inverter and inverter are equivalent.
29
30 Subcircuit summary:
31 Circuit 1: nand | Circuit 2: nand
32 -----|-----
33 sky130_fd_pr__pfet_01v8 (2) | sky130_fd_pr__pfet_01v8 (2)
34 sky130_fd_pr__nfet_01v8 (2) | sky130_fd_pr__nfet_01v8 (2)
35 Number of devices: 4 | Number of devices: 4
36 Number of nets: 6 | Number of nets: 6
37 -----|-----
38 Circuits match uniquely.
39 Netlists match uniquely.
40
41 Subcircuit pins:
42 Circuit 1: nand | Circuit 2: nand
43 -----|-----
44 Y | Y
45 VN | VN
46 A | B **Mismatch**
47 B | A **Mismatch**
48 VP | VP
```

```

49 -----|-----
50 Cell pin lists are equivalent.
51 Device classes nand and nand are equivalent.
52
53 Subcircuit summary:
54 Circuit 1: and.spice |Circuit 2: and_xschem.spice
55 -----|-----
56 inverter (1) |inverter (1)
57 nand (1) |nand (1)
58 Number of devices: 2 |Number of devices: 2
59 Number of nets: 6 |Number of nets: 6
60 -----|-----
61 Circuits match uniquely.
62 Netlists match uniquely.
63 Cells have no pins; pin matching not needed.
64 Device classes and.spice and and_xschem.spice are equivalent.
65 Circuits match uniquely.
66 The following cells had property errors: inverter

```

4 Design Files

All of the design file are available on a GitHub repository that is linked here.