



**UE21CS251A**  
**DIGITAL DESIGN AND COMPUTER**  
**ORGANISATION**  
**ASSIGNMENTS**

**Name: SAAD BIN KHALID**

**SRN: PES1UG21CS508**

**ROLL NO: 16**

**SEMESTER: III**

**SECTION: I**

## PROGRAM 1: 2:1 MUX

week3\_1 - Notepad

File Edit Format View Help

```
module mux(input wire i0,i1,s0,output wire y);  
  
    assign y=((!s0)&i0) | ((s0)&i1);  
endmodule
```

week3\_1tb - Notepad

File Edit Format View Help

```
module tb;  
    reg t_i0;  
    reg t_i1;  
    reg t_s0;  
    wire t_y;  
  
    mux a1(.i0(t_i0),.i1(t_i1),.s0(t_s0),.y(t_y));  
    initial begin $dumpfile("dump.vcd");  
        $dumpvars(0,tb);  
    end  
    initial begin $monitor(t_i0,t_i1,t_s0,t_y);  
        t_i0 = 1'b0;  
        t_i1 = 1'b0;  
        t_s0 = 1'b0;  
        #10  
        t_i0 = 1'b0;  
        t_i1 = 1'b0;  
        t_s0 = 1'b1;  
        #10  
        t_i0 = 1'b0;  
        t_i1 = 1'b1;  
        t_s0 = 1'b0;  
        #10
```



week3\_1tb - Notepad

File Edit Format View Help

```
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_s0 = 1'b0;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_s0 = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_s0 = 1'b0;
#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_s0 = 1'b1;
#10
t_i0 = 1'b0;
t_i1 = 1'b0;
t_s0 = 1'b0;
end
endmodule
```

```
C:\Windows\System32\cmd.exe

C:\iverilog\bin>iverilog -o test week3_1.v week3_1tb.v


C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
0000
0010
0100
0111
1001
1010
1101
1111
0000

C:\iverilog\bin>gtkwave dump.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[80] end time.
WM Destroy

C:\iverilog\bin>
```



## PROGRAM 2: 4:1 MUX

week3\_2 - Notepad

File Edit Format View Help

```
module mux1(input wire i0,i1,i2,i3,s0,s1,output wire y);  
  
assign y = ((!s0)&(!s1)&i0) | ((s0)&(!s1)&i1) | ((!s0)&(s1)&i2) | ((s0)&(s1)&i3);  
endmodule
```

week3\_2tb - Notepad

File Edit Format View Help

```
module tb;  
reg t_i0;  
reg t_i1;  
reg t_i2;  
reg t_i3;  
reg t_s0;  
reg t_s1;  
wire t_y;  
  
mux1 a1(.i0(t_i0),.i1(t_i1),.i2(t_i2),.i3(t_i3),.s0(t_s0),.s1(t_s1),.y(t_y));  
initial begin $dumpfile("dump.vcd");  
$dumpvars(0,tb);  
end  
initial begin $monitor(t_i0,t_i1,t_i2,t_i3,t_s0,t_s1,t_y);  
t_i0 = 1'b1;  
t_i1 = 1'b0;  
t_i2 = 1'b1;  
t_i3 = 1'b0;  
t_s0 = 1'b0;  
t_s1 = 1'b0;  
#10  
t_i0 = 1'b1;  
t_i1 = 1'b0;  
t_i2 = 1'b1;  
t_i3 = 1'b0;  
t_s0 = 1'b1;  
t_s1 = 1'b0;
```

<

week3\_2tb - Notepad

File Edit Format View Help

```
t_i2 = 1'b1;
t_i3 = 1'b0;
t_s0 = 1'b1;
t_s1 = 1'b0;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_i2 = 1'b1;
t_i3 = 1'b0;
t_s0 = 1'b0;
t_s1 = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_i2 = 1'b1;
t_i3 = 1'b0;
t_s0 = 1'b1;
t_s1 = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_i2 = 1'b1;
t_i3 = 1'b0;
t_s0 = 1'b0;
t_s1 = 1'b0;
end
endmodule
```

<

```

C:\Windows\System32\cmd.exe - gtkwave dump.vcd
Microsoft Windows [Version 10.0.19044.1889]
(c) Microsoft Corporation. All rights reserved.

C:\iverilog\bin>iverilog -o test week3_2.v week3_2tb.v


C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
1010001
1010100
1010011
1010110
1010001

C:\iverilog\bin>gtkwave dump.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[40] end time.

```



### PROGRAM 3: 2:4 DECODER

```
week3_3 - Notepad
File Edit Format View Help
module decoder(input wire i0,i1,enabler , output wire y0,y1,y2,y3);

assign y0 = (enabler & ((!i0)&!i1));
assign y1 = (enabler & ((i0)&!i1));
assign y2 = (enabler & ((!i0)&i1));
assign y3 = (enabler & ((i0)&i1));
endmodule
```

```
week3_3tb - Notepad
File Edit Format View Help
module tb;
reg t_i0;
reg t_i1;
reg t_enabler;
wire t_y0;
wire t_y1;
wire t_y2;
wire t_y3;

decoder a1(.i0(t_i0),.i1(t_i1),.enabler(t_enabler),.y0(t_y0),.y1(t_y1),.y2(t_y2),.y3(t_y3));
initial begin $dumpfile("dump.vcd");
$dumpvars(0,tb);
end
initial begin $monitor(t_i0,t_i1,t_enabler,t_y0,t_y1,t_y2,t_y3);
t_i0 = 1'b0;
t_i1 = 1'b0;
t_enabler = 1'b0;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_enabler = 1'b0;
#10
t_i0 = 1'b0;
t_i1 = 1'b1;
t_enabler = 1'b0;
#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_enabler = 1'b0;
#10
t_i0 = 1'b0;
t_i1 = 1'b0;
t_enabler = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_enabler = 1'b1;
#10
t_i0 = 1'b0;
t_i1 = 1'b1;
t_enabler = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_enabler = 1'b1;
#10
end
```



```

#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_enabler = 1'b0;
#10
t_i0 = 1'b0;
t_i1 = 1'b0;
t_enabler = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b0;
t_enabler = 1'b1;
#10
t_i0 = 1'b0;
t_i1 = 1'b1;
t_enabler = 1'b1;
#10
t_i0 = 1'b1;
t_i1 = 1'b1;
t_enabler = 1'b1;
#10
t_i0 = 1'b0;
t_i1 = 1'b0;
t_enabler = 1'b0;
end
endmodule

```

```

C:\Windows\System32\cmd.exe
Microsoft Windows [Version 10.0.19044.1889]
(c) Microsoft Corporation. All rights reserved.

C:\iverilog\bin>iverilog -o test week3_3.v week3_3tb.v

C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
0000000
1000000
0100000
1100000
0011000
1010100
0110010
1110001
0000000


C:\iverilog\bin>gtkwave dump.vcd

GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[80] end time.
WM Destroy

C:\iverilog\bin>

```



NAME: SAAD BIN KHALID

SRN: PES1UG21CS508

ROLL NO: 16

### D-FLIP FLOP

```
1  module dff (input d,  
2      input rstn,  
3      input clk,  
4      output reg q);  
5  
6      always @ (posedge clk)  
7          if (!rstn)  
8              q <= 0;  
9          else  
10             q <= d;  
11 endmodule
```

```

module tb_dff;
    reg clk;
    reg d;
    reg rstn;
    reg [2:0] delay;


    dff dff0 ( .d(d),
               .rsnt (rstn),
               .clk (clk),
               .q (q));

    // Generate clock
    always #10 clk = ~clk;

    // Testcase
    initial begin
        clk <= 0;
        d <= 0;
        rstn <= 0;

        #15 d <= 1;
        #10 rstn <= 1;
        for (int i = 0; i < 5; i=i+1) begin
            delay = $random;
            #(delay) d <= i;
        end
    end
end
endmodule

```



## REGISTER:

```
// Code your design here
module shift_reg #(parameter MSB=8) (  input d,
                                        input clk,
                                        input en,
                                        input dir,
                                        input rstn,
                                        output reg [MSB-1:0] out);

    always @ (posedge clk)
        if (!rstn)
            out <= 0;
        else begin
            if (en)
                case (dir)
                    0 : out <= {out[MSB-2:0], d};
                    1 : out <= {d, out[MSB-1:1]};
                endcase
            else
                out <= out;
        end
    endmodule
```

```
// Code your testbench here
// or browse Examples
module tb_sr;
    parameter MSB = 16;           // [Optional] Declare a parameter to represent number of bits in

    reg data;                     // Declare a variable to drive d-input of design
    reg clk;                      // Declare a variable to drive clock to the design
    reg en;                       // Declare a variable to drive enable to the design
    reg dir;                      // Declare a variable to drive direction of shift registe
    reg rstn;                     // Declare a variable to drive reset to the design
    wire [MSB-1:0] out;           // Declare a wire to capture output from the design

    // Instantiate design (16-bit shift register) by passing MSB and connect with TB signals
    shift_reg #(MSB) sr0 ( .d (data),
                           .clk (clk),
                           .en (en),
                           .dir (dir),
                           .rstn (rstn),
                           .out (out));

    // Generate clock time period = 20ns, freq => 50MHz
    always #10 clk = ~clk;

    // Initialize variables to default values at time 0
    initial begin
        clk <= 0;
        en <= 0;
        dir <= 0;
        rstn <= 0;
        data <= 'h1;
    end
endmodule
```

```

// 1. Apply reset and deassert reset after some time
rstn <= 0;
#20 rstn <= 1;
    en <= 1;

// 2. For 7 clocks, drive alternate values to data pin
repeat (7) @ (posedge clk)
    data <= ~data;

// 4. Shift direction and drive alternate value to data pin for another 7 clocks
#10 dir <= 1;
repeat (7) @ (posedge clk)
    data <= ~data;

// 5. Drive nothing for next 7 clocks, allow shift register to simply shift based on dir
repeat (7) @ (posedge clk);

// 6. Finish the simulation
$finish;
end





// Monitor values of these variables and print them into the logfile for debug
initial begin
    $monitor("rstn=%0b data=%b, en=%0b, dir=%0b, out=%b", rstn, data, en, dir, out);
    $dumpvars;
    $dumpfile("dump.vcd");
end
endmodule

```

DDOA : zsh — Konsole

File Edit View Bookmarks Plugins Settings Help

New Tab Split View

  /mnt/22706FFC706FD4D7/Notes/SEM III/DDOA iverilog -o test rtb.v register.v  
  /mnt/22706FFC706FD4D7/Notes/SEM III/DDOA vvp test

VCD info: dumpfile dump.vcd opened for output.  
VCD warning: rtb.v:61: \$dumpfile called after \$dumpvars started, using existing file (dump.vcd).

```

rstn=0 data=1, en=0, dir=0, out=xxxxxxxxxxxxxxxx
rstn=0 data=1, en=0, dir=0, out=0000000000000000
rstn=1 data=1, en=1, dir=0, out=0000000000000000
rstn=1 data=0, en=1, dir=0, out=0000000000000001
rstn=1 data=1, en=1, dir=0, out=0000000000000010
rstn=1 data=0, en=1, dir=0, out=0000000000000101
rstn=1 data=1, en=1, dir=0, out=0000000000001010
rstn=1 data=0, en=1, dir=0, out=0000000000010101
rstn=1 data=1, en=1, dir=0, out=0000000000101010
rstn=1 data=0, en=1, dir=0, out=0000000001010101
rstn=1 data=1, en=1, dir=0, out=0000000010101010
rstn=1 data=0, en=1, dir=1, out=0000000001010101
rstn=1 data=1, en=1, dir=1, out=0000000001010101
rstn=1 data=0, en=1, dir=1, out=1000000000010101
rstn=1 data=1, en=1, dir=1, out=0100000000010101
rstn=1 data=0, en=1, dir=1, out=1010000000000101
rstn=1 data=1, en=1, dir=1, out=0101000000000010
rstn=1 data=0, en=1, dir=1, out=1010100000000001
rstn=1 data=1, en=1, dir=1, out=0101010000000000
rstn=1 data=1, en=1, dir=1, out=1010101000000000
rstn=1 data=1, en=1, dir=1, out=1101010100000000
rstn=1 data=1, en=1, dir=1, out=1110101010000000
rstn=1 data=1, en=1, dir=1, out=1111010101000000
rstn=1 data=1, en=1, dir=1, out=1111101010100000
rstn=1 data=1, en=1, dir=1, out=1111110101010000
rtb.v:54: $finish called at 430 (1s)
rstn=1 data=1, en=1, dir=1, out=1111111010101000

```



File Edit Search Time Markers View Help

From: 0 sec To: 430 sec Marker: 172 sec | Cursor: 40 sec

⌵ SST

tb\_sr

sr0

Signals

Time

MSB = 1

clk = 1

d = 1

en = 1

out[15:0] = 0

Isth = 1

Type Signals

- parm MSB
- wire clk
- wire d
- wire dir
- wire en
- reg out[15:0]
- wire rstn

Filter:

Append

Insert

Replace

Waves





NAME: SAAD BIN KHALID

SRN: PES1UG21CS508


ROLL NO: 16

```
1 module johnson_counter( out,reset,clk);
2   input clk,reset;
3   output [3:0] out;
4
5   reg [3:0] q;
6
7   always @(posedge clk)
8   begin
9
10    if(reset)
11      q=4'd0;
12    else
13      begin
14        q[3]<=q[2];
15        q[2]<=q[1];
16        q[1]<=q[0];
17        q[0]<=(~q[3]);
18      end
19    end
20
21    assign out=q;
22  endmodule
```

```
1 module jc_tb;
2   reg clk,reset;
3   wire [3:0] out;
4
5   johnson_counter dut (.out(out), .reset(reset), .clk(clk));
6   initial begin $dumpfile("dump.vcd");
7     $dumpvars(0,jc_tb);
8   end
9
10  always
11    #5 clk =~clk;
12
13  initial begin
14    reset=1'b1; clk=1'b0;
15    #20 reset= 1'b0;
16  end
17
18  initial
19    begin
20      $monitor( $time, " clk=%b, out= %b, reset=%b", clk,out,reset);
21      #105 $stop;
22    end
23
24  endmodule
25
```



```
DDOA: gtkwave — Konsole
File Edit View Bookmarks Plugins Settings Help
New Tab Split View Copy Paste Find
> /mnt/22706FFC706FD4D7/Notes/SEM III/DDOA iverilog -o test jhonson_counter.v jhonson_tb.v ✓
> /mnt/22706FFC706FD4D7/Notes/SEM III/DDOA vvp test ✓
VCD info: dumpfile dump.vcd opened for output.
 0 clk=0, out= xxxx, reset=1
 5 clk=1, out= 0000, reset=1
10 clk=0, out= 0000, reset=1
15 clk=1, out= 0000, reset=1
20 clk=0, out= 0000, reset=0
25 clk=1, out= 0001, reset=0
30 clk=0, out= 0001, reset=0
35 clk=1, out= 0011, reset=0
40 clk=0, out= 0011, reset=0
45 clk=1, out= 0111, reset=0
50 clk=0, out= 0111, reset=0
55 clk=1, out= 1111, reset=0
60 clk=0, out= 1111, reset=0
65 clk=1, out= 1110, reset=0
70 clk=0, out= 1110, reset=0
75 clk=1, out= 1100, reset=0
80 clk=0, out= 1100, reset=0
85 clk=1, out= 1000, reset=0
90 clk=0, out= 1000, reset=0
95 clk=1, out= 0000, reset=0
100 clk=0, out= 0000, reset=0
jhonson_tb.v:21: $stop called at 105 (1s)
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 105 ticks.
> finish
```



NAME: SAAD BIN KHALID

ROLL NO:16

SRN:PES1UG21CS508

TOPIC: 4 BIT ARRAY MULTIPLIER

ArrayMultiplier.v

```
1  `timescale 1ns / 1ps
2
3  module multiplier_4_x_4(product,inp1,inp2);
4  output [7:0]product;
5  input [3:0]inp1;
6  input [3:0]inp2;
7  assign product[0]=(inp1[0]&inp2[0]);
8  wire x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16,x17;
9  HA HA1(product[1],x1,(inp1[1]&inp2[0]),(inp1[0]&inp2[1]));
10 FA FA1(x2,x3,inp1[1]&inp2[1],(inp1[0]&inp2[2]),x1);
11 FA FA2(x4,x5,(inp1[1]&inp2[2]),(inp1[0]&inp2[3]),x3);
12 HA HA2(x6,x7,(inp1[1]&inp2[3]),x5);
13 HA HA3(product[2],x15,x2,(inp1[2]&inp2[0]));
14 FA FA5(x14,x16,x4,(inp1[2]&inp2[1]),x15);
15 FA FA4(x13,x17,x6,(inp1[2]&inp2[2]),x16);
16 FA FA3(x9,x8,x7,(inp1[2]&inp2[3]),x17);
17 HA HA4(product[3],x12,x14,(inp1[3]&inp2[0]));
18 FA FA8(product[4],x11,x13,(inp1[3]&inp2[1]),x12);
19 FA FA7(product[5],x10,x9,(inp1[3]&inp2[2]),x11);
20 FA FA6(product[6],product[7],x8,(inp1[3]&inp2[3]),x10);
21 endmodule
22
23 module HA(sout,cout,a,b);
24 output sout,cout;
25 input a,b;
26 assign sout=a^b;
```

```
assign sout=a^b;
assign cout=(a&b);
endmodule

module FA(sout,cout,a,b,cin);
output sout,cout;
input a,b,cin;
assign sout=(a^b^cin);
assign cout=((a&b)|(a&cin)|(b&cin));
endmodule
```

## Test.v

```
1 | timescale 1ns / 1ps
2 | module tb;
3 |     reg [3:0] inp1;
4 |     reg [3:0] inp2;
5 |     wire [7:0] product;
6 |     multiplier_4_x_4 uut(.inp1(inp1),.inp2(inp2),.product(product));
7 |     initial begin $dumpfile("dump.vcd");
8 |     $dumpvars(0,tb);
9 | end
10 |     initial begin
11 |         inp1=10;
12 |         inp2=12;
13 |         #30 ;
14 |
15 |         inp1=13;
16 |         inp2=12;
17 |         #30 ;
18 |
19 |         inp1=10;
20 |         inp2=22;
21 |         #30 ;
22 |
23 |         inp1=11;
24 |         inp2=22;
25 |         #30 ;
26 |
```

```
23 |         inp1=11;
24 |         inp2=22;
25 |         #30 ;
26 |
27 |         inp1=12;
28 |         inp2=15;
29 |         #30 ;
30 |
31 |         $finish;
32 |
33 |     end
34 | endmodule
35 |
```

>

DDOA: zsh — Konsole <3>

< ^ X

File Edit View Bookmarks Plugins Settings Help

New Tab Split View


Copy Paste Find

mnt/22706FFC706FD4D7/Notes/SEM III/DD0A iverilog -o test Test.v ArrayMultiplier.v ✓

mnt/2/Notes/SEM III/DD0A vvp test ✓

info: dumpfile dump.vcd opened for output.  
Test.v:31: \$finish called at 150000 (1ps)  
iverilog -o test Test.v ArrayMultiplier.v ✓

Console:



GtkWave: