N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in switched mode power supplies and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS} I _D Ptot T _j R _{DS(ON)}	Drain-source voltage Drain current (DC) Total power dissipation Junction temperature Drain-source on-state resistance V _{GS} = 10 V	55 64 140 175 16	V A W °C mΩ


PINNING - TO220AB

PIN	DESCRIPTION			
1	gate			
2	drain			
3	source			
tab	drain			

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	Drain-source voltage	-	-	55	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
±V _{GS}	Gate-source voltage	-	-	20	V
I _D	Drain current (DC)	$T_{mb} = 25 ^{\circ}C$	-	64	Α
I _D	Drain current (DC)	$T_{mb} = 100 ^{\circ}C$	-	45	Α
I _{DM}	Drain current (pulse peak value)	$T_{mb} = 25 ^{\circ}C$	-	210	Α
P _{tot}	Total power dissipation	$T_{mb} = 25 ^{\circ}C$	-	140	W
$T_{\mathrm{stg}}^{\mathrm{tot}}, T_{\mathrm{j}}$	Storage & operating temperature	-	- 55	175	°C

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 kΩ)	-	2	kV

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R _{th j-mb}	Thermal resistance junction to mounting base	-	-	1.1	K/W
R _{th j-a}	Thermal resistance junction to ambient	in free air	60	-	K/W

Philips Semiconductors Product specification

N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N

STATIC CHARACTERISTICS

T_i= 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA};$	55	-	-	V
	voltage	$T_i = -55^{\circ}C$	50	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}$; $I_D = 1 \text{ mA}$	2	3.0	4.0	V
33(13)			1	-	-	V
		$T_j = 175^{\circ}C$ $T_i = -55^{\circ}C$	-	-	4.4	V
I _{DSS}	Zero gate voltage drain current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V};$	-	0.05	10	μΑ
		$T_i = 175^{\circ}C$	-	-	500	μA
I _{GSS}	Gate source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	0.02	1	μA
		$T_{i} = 175^{\circ}C$	-	-	20	μA
$\pm V_{(BR)GSS}$	Gate-source breakdown	$I_G = \pm 1 \text{ mA};$	16	-	-	·V
	voltage					
R _{DS(ON)}	Drain-source on-state	$V_{GS} = 10 \text{ V}; I_{D} = 25 \text{ A}$	-	12	16	mΩ
	resistance	$T_{j} = 175^{\circ}C$	-	-	30	$m\Omega$

DYNAMIC CHARACTERISTICS

 $T_{mb} = 25^{\circ}C$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_{D} = 25 \text{ A}$	8	39	-	S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$		2200 500 200	2900 600 270	pF pF pF
$\begin{matrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{matrix}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 50 \text{ A}; V_{DD} = 44 \text{ V}; V_{GS} = 10 \text{ V}$	-		85 19 37	C C C
$\begin{array}{c} t_{\text{d on}} \\ t_{\text{r}} \\ t_{\text{d off}} \\ t_{\text{f}} \end{array}$	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30 \text{ V}; I_D = 25 \text{ A};$ $V_{GS} = 10 \text{ V}; R_G = 10 \Omega$ Resistive load		18 35 45 30	26 85 60 45	ns ns ns ns
L _d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L _d	Internal drain inductance Internal source inductance	Measured from drain lead 6 mm from package to centre of die Measured from source lead 6 mm from package to source bond pad	-	4.5 7.5	-	nH nH

Philips Semiconductors Product specification

N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N


REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS


 $T_i = 25$ °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current		-	-	64	А
I _{DRM}	Pulsed reverse drain current		-	-	210	Α
V _{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 65 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95	1.2	V
	_	$I_F = 65 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.0	-	V
t _{rr}	Reverse recovery time	$I_F = 65 \text{ A}; -dI_F/dt = 100 \text{ A/}\mu\text{s};$	-	57	-	ns
\ddot{Q}_{rr}	Reverse recovery charge	$V_{GS} = -10 \text{ V}; V_{R} = 30 \text{ V}$	-	0.14	-	μC

AVALANCHE LIMITING VALUE


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}		$I_D = 65 \text{ A}; V_{DD} \le 25 \text{ V}; \ V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25 \text{ °C}$	1	-	200	mJ








N-channel enhancement mode TrenchMOSTM transistor


IRFZ48N














N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N




Fig.9. Normalised drain-source on-state resistance. $a = R_{DS(ON)}/R_{DS(ON)25^{\circ}C} = f(T_i); I_D = 25 A; V_{GS} = 5 V$






Fig.12. Typical capacitances, C_{iss} , C_{oss} , C_{rss} . $C = f(V_{DS})$; conditions: $V_{GS} = 0$ V; f = 1 MHz










Fig.13. Typical turn-on gate-charge characteristics. $V_{GS} = f(Q_G)$; conditions: $I_D = 50$ A; parameter V_{DS}








 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_i

N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N








N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N

MECHANICAL DATA



Notes

- 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- 2. Refer to mounting instructions for SOT78 (TO220) envelopes.
- 3. Epoxy meets UL94 V0 at 1/8".

Philips Semiconductors Product specification

N-channel enhancement mode TrenchMOS[™] transistor

IRFZ48N

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.