

SoC Design and Practice

Jungrae Kim (dale40@skku.edu)
Semiconductor Systems Engineering

Register Automation



Recap

- Pipelining Principles
- Pipeline Control

Outline


- Why Register Automation?
- Register Description Languages
 - SystemRDL
- RDL Tools
 - PeakRDL

SoC Designs Today

- Ever increasing design complexity
 - Especially on CSRs (Control & Status Registers)
 - A custom co-processor designed at Microsoft has
 - 335,996 CSRs comprised of 898,463 fields
 - 585,809 lines of Verilog RTL
 - 5% of total die area
- IP reuse
 - With a new chip
 - Need to modify hardware interfaces, software interface, and documentation
- SW/HW co-design
 - Frequent changes on CSRs

Changing a CSR


- Requires changes in multiple specification formats



- Manually keeping all these files consistently up-to-date is inefficient, costly, tedious, and error-prone

Register Automation

- Single Source, Multiple Outputs



Benefits of Register Automation

- Fast
- Consistent
- Correct by construction
- Standardized Verilog and C++ codes
- Complete, in-sync documentation
- Automatic register read/write tests
- High reusability

Register Description Language (RDL)

- Text-based description language that focuses exclusively on CSRs
 - Can describe and implement a wide variety of CSRs
 - Can automatically generate and synchronize views for specification, hardware design, verification, software development, and documentation
- RDL formats
 - SystemRDL
 - CSRSpec
 - IP-XACT
 - UVM Register Abstraction Layer File

SystemRDL

- Created at Cisco
- Released as Accellera 1.0 standard
- Version 2.0 released in Jan 2018
- Support specification-centric flows
 - Automatically generate
 - RTL bus interface
 - Verification model
 - C header and API
 - Documentation

PeakRDL

- Open-source RDL automation tool
 - <https://peakrdl.readthedocs.io/>

Generated RTL

```
addrmap DMAC_CFG {
  reg {
    field {
      sw = rw;
      hw = rw;
      reset = 32'h0000_0000;
    } cfg[31:0];
  } TEST;
};
```



<DMAC.rdl>

```
1 module DMAC_CFG (
2   output wire [31:0] DMA_SRC_start_addr,
3   output wire PREADY,
4   output wire [31:0] PRDATA,
5   input wire PSEL,
6   input wire PWRITE,
7   input wire PENABLE,
8   input wire [31:0] PWDATA,
9   input wire RESET,
10  input wire PCLK
11 );
12
13 // internal net declarations
14 reg [31:0] csr_internal_field_DMA_SRC_start_addr;
15
16 wire [31:0] csr_internal_next_field_DMA_SRC_start_addr;
17 wire csr_internal_write_access_DMA_SRC_start_addr;
18 wire [31:0] csr_internal_read_value_DMA_SRC;
19 wire [31:0] csr_internal_read_bus_DMA_SRC;
20 wire csr_internal_bus_select;
21 wire csr_internal_bus_write_command;
22 wire csr_internal_bus_enable;
23 wire csr_internal_bus_ready;
24 wire [31:0] csr_internal_bus_read_data;
25 wire [31:0] csr_internal_read_data;
26 wire csr_internal_read_access;
27 wire [31:0] csr_internal_bus_write_data;
28 wire csr_internal_write_access;
29
30 // Bus Protocol: AMBA_3_APB
31 // Bus Address Units: bytes
32
33 assign csr_internal_bus_select = PSEL;
34 assign csr_internal_bus_write_command = PWRITE;
35 assign csr_internal_bus_enable = PENABLE;
36 assign csr_internal_bus_write_data = PWDATA;
37
38 assign PREADY = csr_internal_bus_ready;
39
40 assign PRDATA = csr_internal_bus_read_data;
41
42 assign csr_internal_read_access =
43   csr_internal_bus_select &
44   csr_internal_bus_enable &
45   (~csr_internal_bus_write_command);
46
47 assign csr_internal_bus_read_data =
48   (csr_internal_read_access) ?
49   csr_internal_read_data:
50   32'b0;
51
52 assign csr_internal_write_access =
53   csr_internal_bus_select &
54   csr_internal_bus_enable &
55   csr_internal_bus_write_command;
56
57 assign csr_internal_bus_ready =
58   csr_internal_bus_select &
59   csr_internal_bus_enable;
60
61
62 //
63 // Register: DMA_SRC
64 // Source filename: ../DMAC.rdl, line: 14
65 // Addressmap Byte Offset: 0x0
66 // Access: read-write
67 //
68 assign csr_internal_read_value_DMA_SRC =
69   csr_internal_field_DMA_SRC_start_addr;
70 assign csr_internal_read_bus_DMA_SRC =
71   csr_internal_read_value_DMA_SRC;
72
73 // Field: DMA_SRC.start_addr
74 // Source filename: ../DMAC.rdl, line: 13
75 // Position: [31:0]
76 // Access: read-write
77 // Type: configuration
78 assign csr_internal_write_access_DMA_SRC_start_addr =
79   csr_internal_write_access;
80
81 assign csr_internal_next_field_DMA_SRC_start_addr =
82   (csr_internal_write_access_DMA_SRC_start_addr) ?
83   csr_internal_bus_write_data:
84   csr_internal_field_DMA_SRC_start_addr;
85
86 always @(posedge PCLK or negedge RESET)
87   if (!RESET)
88     csr_internal_field_DMA_SRC_start_addr <=
89     32'h0;
90   else
91     csr_internal_field_DMA_SRC_start_addr <=
92     csr_internal_next_field_DMA_SRC_start_addr;
93
94 assign DMA_SRC_start_addr =
95   csr_internal_field_DMA_SRC_start_addr;
96
97
98 assign csr_internal_read_data =
99   csr_internal_read_bus_DMA_SRC;
100
101 endmodule
```

Generated Verification Codes (UVM)

```
addrmap DMAC_CFG {
    reg {
        field {
            sw = rw;
            hw = rw;
            reset = 32'h0000_0000;
        } cfg[31:0];
    } TEST;
};
```

<DMAC.rdl>



```
1 `ifndef CSR_DMACH_CFG
2 `define CSR_DMACH_CFG
3
4 package csr_pkg_DMACH_CFG;
5 import uvm_pkg::*;
6 include "uvm_macros.svh"
7
8 // Register: DMACH_CFG.DMACH_SRC
9 // Source filename: ../DMACH.rdl, line: 14
10 class csr_reg_DMACH_CFG_DMACH_SRC extends uvm_reg;
11     rand uvm_reg_field start_addr;
12
13     function new (string name = "csr_reg_DMACH_CFG_DMACH_SRC");
14         super.new(name, 32, UVM_NO_COVERAGE);
15     endfunction: new
16
17     virtual function void build ();
18         this.start_addr = uvm_reg_field::type_id::create(
19             "start_addr", null, get_full_name());
20         this.start_addr.configure(this, 32, 0, "RW",
21             0, 32'h0, 1, 1, 0);
22     endfunction: build
23
24     `uvm_object_utils(csr_reg_DMACH_CFG_DMACH_SRC)
25 endclass : csr_reg_DMACH_CFG_DMACH_SRC
26
27 // Addressmap: DMACH_CFG
28 // Source filename: ../DMACH.rdl, line: 6
29 class csr_block_DMACH_CFG extends uvm_reg_block;
30     rand csr_reg_DMACH_CFG_DMACH_SRC DMACH_SRC;
31
32     function new (string name = "csr_block_DMACH_CFG");
33         super.new(name, UVM_NO_COVERAGE);
34     endfunction: new
35
36     virtual function void build ();
37         this.default_map = create_map(
38             "csr_reg_map_DMACH_CFG", 0, 4, UVM_LITTLE_ENDIAN, 1);
39         this.DMACH_SRC =
40             csr_reg_DMACH_CFG_DMACH_SRC::type_id::create(
41                 "DMACH_SRC", null, get_full_name());
42         this.DMACH_SRC.configure(this, null);
43         this.DMACH_SRC.build();
44         this.default_map.add_reg(DMACH_SRC,
45             `UVM_REG_ADDR_WIDTH'h0, "RW");
46
47         // Backdoor paths
48         this.DMACH_SRC.add_hdl_path_slice("csr_internal_field_DMACH_SRC_start_addr", 0, 32, 1);
49     endfunction: build
50
51     `uvm_object_utils(csr_block_DMACH_CFG)
52 endclass : csr_block_DMACH_CFG
53
54 endpackage : csr_pkg_DMACH_CFG
55
56 `endif
```

Generated C++ Header

```
addrmap DMAC_CFG {
    reg {
        field {
            sw = rw;
            hw = rw;
            reset = 32'h0000_0000;
        } cfg[31:0];
    } TEST;
};
```

<DMAC.rdl>



```
1 #ifndef _DMAC_CFG_H_
2 #define _DMAC_CFG_H_
3
4 /* ***** */
5 /* ADDRESS MACROS */
6 /* ***** */
7
8 /* Address Space for Addressmap: DMAC_CFG */
9 /* Source filename: ../DMAC.rdl, line: 6 */
10 /* Register: DMAC_CFG.DMA_SRC */
11 #define DMAC_CFG_DMA_SRC_ADDRESS 0x0u
12 #define DMAC_CFG_DMA_SRC_BYTE_ADDRESS 0x0u
13
14 /* ***** */
15 /* TEMPLATE MACROS */
16 /* ***** */
17
18 /* Addressmap type: DMAC_CFG */
19 /* Addressmap template: DMAC_CFG */
20 /* Source filename: ../DMAC.rdl, line: 6 */
21 #ifndef _TYPE_MACROS_DMAMAC_CFG
22 #define _TYPE_MACROS_DMAMAC_CFG
23 #define DMAC_CFG_SIZE 0x4u
24 #define DMAC_CFG_BYTE_SIZE 0x4u
25 /* Register member: DMAC_CFG.DMA_SRC */
26 /* Register type referenced: DMAC_CFG::DMA_SRC */
27 /* Register template referenced: DMAC_CFG::DMA_SRC */
28 #define DMAC_CFG_DMA_SRC_OFFSET 0x0u
29 #define DMAC_CFG_DMA_SRC_BYTE_OFFSET 0x0u
30 #define DMAC_CFG_DMA_SRC_READ_ACCESS 1u
31 #define DMAC_CFG_DMA_SRC_WRITE_ACCESS 1u
32 #define DMAC_CFG_DMA_SRC_RESET_VALUE 0x00000000ul
33 #define DMAC_CFG_DMA_SRC_RESET_MASK 0xfffffffful
34 #define DMAC_CFG_DMA_SRC_READ_MASK 0xfffffffful
35 #define DMAC_CFG_DMA_SRC_WRITE_MASK 0xfffffffful
36 #endif
37
38 /* Register type: DMAC_CFG::DMA_SRC */
39 /* Register template: DMAC_CFG::DMA_SRC */
40 /* Source filename: ../DMAC.rdl, line: 7 */
41 #ifndef _TYPE_MACROS_DMAMAC_CFG_DMA_SRC
42 #define _TYPE_MACROS_DMAMAC_CFG_DMA_SRC
43 /* Field member: DMAC_CFG::DMA_SRC.start_addr */
44 /* Source filename: ../DMAC.rdl, line: 8 */
45 #define DMAC_CFG_DMA_SRC_START_ADDR_MSB 31u
46 #define DMAC_CFG_DMA_SRC_START_ADDR_LSB 0u
47 #define DMAC_CFG_DMA_SRC_START_ADDR_WIDTH 32u
48 #define DMAC_CFG_DMA_SRC_START_ADDR_READ_ACCESS 1u
49 #define DMAC_CFG_DMA_SRC_START_ADDR_WRITE_ACCESS 1u
50 #define DMAC_CFG_DMA_SRC_START_ADDR_RESET 0x00000000ul
51 #define DMAC_CFG_DMA_SRC_START_ADDR_FIELD_MASK 0xfffffffful
52 #define DMAC_CFG_DMA_SRC_START_ADDR_GET(x) ((x) & 0xfffffffful)
53 #define DMAC_CFG_DMA_SRC_START_ADDR_SET(x) ((x) & 0xfffffffful)
54 #define DMAC_CFG_DMA_SRC_START_ADDR_MODIFY(r, x) ((x) & 0xfffffffful)
55 #endif
56
57 /* ***** */
58 /* TYPE DEFINITIONS */
59 /* ***** */
60
61 /* Typedef for Addressmap: DMAC_CFG */
62 /* Source filename: ../DMAC.rdl, line: 6 */
63 #ifndef _TYPEDEF_DMAMAC_CFG
64 #define _TYPEDEF_DMAMAC_CFG
65 typedef struct {
66     volatile uint32_t DMA_SRC; /*< Offset 0x0 (R/W) */
67 } DMAC_CFG, *PTR_DMAMAC_CFG;
68 #endif
69
70
71 #endif
```

Generated Document (HTML)

```
addrmap DMAC_CFG {
  reg {
    field {
      sw = rw;
      hw = rw;
      reset = 32'h0000_0000;
    } cfg[31:0];
  } TEST;
};
```

<DMAC.rdl>



Addressmap Information for 'DMAC_CFG'

Input File Information ☐

addressmap **DMAC_CFG** [address map](#) [expand all](#) [collapse all](#)

Identifier:	DMAC_CFG
Access:	R/W
Type Name:	DMAC_CFG

register **TEST**

Identifier:	TEST
Offset:	0x0
Access:	R/W
Reset Value:	0x00000000
Reset Mask:	0xFFFFFFFF
Type Name:	DMAC_CFG_TEST

91 90 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

cfg

Title	Bit	Access	Reset	Description
cfg	[31:0]	R/W	0x00000000	

field **cfg**

Generated Document (docx)

```
addrmap DMAC_CFG {
  reg {
    field {
      sw = rw;
      hw = rw;
      reset = 32'h0000_0000;
    } cfg[31:0];
  } TEST;
};
```

<DMAC.rdl>



Table 1 Address Table for DMAC_CFG

Address	Title	Page
0x0	TEST	0

1 DMAC_CFG

Type: addressmap
Identifier: DMAC_CFG
Access: R/W
Type Name: DMAC_CFG

Table 2 Instances in DMAC_CFG

Offset	Title	Page
0x0	TEST	0

2 TEST

Type: register
Identifier: TEST
Offset: 0x0
Access: R/W
Reset Value: 0x00000000
Reset Mask: 0xffffffff
Type Name: DMAC_CFG_TEST

Figure 1 Fields in TEST

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cfg																															

Table 3 Fields in TEST

Title	Bit	Access	Reset	Description
cfg	[31:0]	R/W	0x00000000	


3 cfg

Type: field
Identifier: cfg
Position: [31:0]
Access: R/W
Reset Value: 0x00000000
Type Name: DMAC_CFG_TEST_cfg

Generated Integration File (IP-XACT)

```
addrmap DMAC_CFG {
  reg {
    field {
      sw = rw;
      hw = rw;
      reset = 32'h0000_0000;
    } cfg[31:0];
  } TEST;
};
```

<DMAC.rdl>



SystemRDL


SystemRDL

- SystemRDL describes CSRs in a **hierarchy** of **components**

- Components include

- Address map
- Register file
- Register
- Field
- Memory (SystemRDL 2.0)

Address
map



- A component has **properties**

Property	Implementation/Application	Type	Dynamic ^a
name	Specifies a more descriptive name (for documentation purposes).	<i>string</i>	Yes
desc	Describes the component's purpose.	<i>string</i>	Yes

<SystemRDL universal component properties>


SystemRDL Example

```
addrmap DMAC_CFG {
  reg {
    field {
      sw = rw;
      hw = rw;
      reset = 32'h0000_0000;
    } cfg[31:0];
  } TEST;
};
```

Components
(addrmap, reg, field)

Properties of the field

<DMAC.rdl>



<Address map>

<register>

<field>

<SystemRDL component hierarchy>


addrmap is a Container



regfile is a Container



register is a Container



field is NOT a Container

- The lowest level structural component
- Stores the bit information of a register

SystemRDL - Field


There are many types of `field`

- Common types of CSR fields
 - Configuration
 - Status
 - Constant
 - Counter
 - Command
 - Interrupt
 - ...
- You can instantiate a CSR type of your choice
 - By using **field access properties**

Field Access Properties

Property	Behavior/Application
hw={rw wr r w na}	Design's ability to sample/update a field .
sw={rw wr r w na}	Programmer's ability to read/write a field .


Software	Hardware	Code sample	Implementation
R+W	R+W	field f { sw = rw; hw = rw; };	Flip-flop
R+W	R	field f { sw = rw; hw = r; };	Flip-flop
R+W	W	field f { sw = rw; hw = w; };	Flip-flop
R+W	-	field f { sw = rw; hw = na; };	Flip-flop
R	R+W	field f { sw = r; hw = rw; };	Flip-flop
R	R	field f { sw = r; hw = r; };	Wire/Bus – constant value
R	W	field f { sw = r; hw = w; };	Wire/Bus – hardware assigns value
R	-	field f { sw = r; hw = na; };	Wire/Bus – constant value
W	R+W	field f { sw = w; hw = rw; };	D flip-flop
W	R	field f { sw = w; hw = r; };	D flip-flop
W	W	field f { sw = w; hw = w; };	Error – meaningless
W	-	field f { sw = w; hw = na; };	Error – meaningless
-	R+W	field f { sw = na; hw =rw; };	Warning – no software access
-	R	field f { sw = na; hw = r; };	Warning – no software access
-	W	field f { sw = na; hw = w; };	Error – unloaded net
-	-	field f { sw = na; hw = na; };	Error – nonexistent net



<Generic flip-flop implementation>


Configuration field

```
field {  
    SW=rw;  
    hw=r;  
} field1;
```



Status field


```
field {  
    sw=r;  
    hw=w;  
} field1;
```



Constant field

```
field {
    sw=r;
    hw=r;
    reset=1'b1;
} field1;
```


The `reset` specifies the constant value.



Counter field

```
field {
  SW=rw;
  hw=r;
  counter;
  incrvalue=2;
  incrsaturate=15;
  incrthreshold=10;
} field1[3:0];
```

The increment port decides
whether to increase the value



Property	Behavior/Application	Type
counter	Field implemented as a counter.	<i>boolean</i>
threshold	A comparison value or the result of a comparison. See also: 7.8.2.1 . This is the same as incrthreshold .	<i>numeric or reference</i>
saturate	A comparison value or the result of a comparison. See also: 7.8.2.1 . This is the same as incrsaturate .	<i>numeric or reference</i>
incrthreshold	A comparison value or the result of a comparison. See also: 7.8.2.1 . This is the same as threshold .	<i>numeric or reference</i>
incrsaturate	A comparison value or the result of a comparison. See also: 7.8.2.1 . This is the same as saturate .	<i>numeric or reference</i>
overflow	Overflow signal asserted when counter overflows or wraps.	<i>reference</i>
underflow	Underflow signal asserted when counter underflows or wraps.	<i>reference</i>
incrvalue	Increment counter by specified value.	<i>numeric or reference</i>
incr	References the counter 's increment signal. Use to actually increment the counter, i.e, the actual counter increment is controlled by another component or signal (active high).	<i>reference</i>
incrwidth	Width of the interface to hardware to control incrementing the counter externally.	<i>numeric</i>
decvalue	Decrement counter by specified value.	<i>numeric or reference</i>
decr	References the counter 's decrement signal. Use to actually decrement the counter, i.e, the actual counter decrement is controlled by another component or signal (active high).	<i>reference</i>
decrwidth	Width of the interface to hardware to control decrementing the counter externally.	<i>numeric</i>
decrsaturate	A comparison value or the result of a comparison. See also: 7.8.2.1 .	<i>numeric or reference</i>
decrthreshold	A comparison value or the result of a comparison. See also: 7.8.2.1 .	<i>numeric or reference</i>

Defining Field Size

```
...  
field {  
    fieldwidth = 4;  
} exampleField;  
...
```

Explicitly
By Property

Implicitly
By Position

```
...  
field {  
} exampleField[3:0];  
...
```

```
...  
field {  
} exampleField;  
...
```

Default, One Bit

Defining Field Location

By
Position

```
...  
field {  
} exampleField[4:4];
```

```
...  
field {  
} exampleField;  
...
```

Let the tool define

Command field

```
field {  
    SW=w;  
    hw=r;  
    reset=1'b0;  
    singlepulse;  
} field1;
```

The field asserts for one cycle when written 1 and then clears back to 0 on the next cycle.
This creates a single-cycle pulse on the hardware interface

Interrupt field

```
field {  
    sw=rw;  
    hw=w;  
    intr;  
    woclr;  
} field1;
```

Software Access Properties

Property	Behavior/Application	Type
rclr	Clear on read (field=0)	Boolean
rset	Set on read (field=all 1s)	Boolean
woset	Write one to set (field=field wdata)	Boolean
woclr	Write one to clear (field=field&~wdata)	Boolean
singlepulse	The field asserts for one cycle when written 1 and then clears back to 0 on the next cycle. This creates a single-cycle pulse on the hardware interface	Boolean

```

reg register1{
    field {} fld1, fld2;
    field {
        hw=rw;
        sw=rw;
        rclr;
        woset;
    } fld3;
    field {
        hw=r;
        sw=w;
        reset=1'b0;
        singlepulse;
    } fld4;
};

```

Hardware Access Properties

Property	Description
we	Write-enable (active high)
wel	Write-enable (active low)
anded	Logical AND of all bits in field
ored	Logical OR of all bits in field
xored	Logical XOR of all bits in field
fieldwidth	Determines the width of all instances of the field. This number shall be a numeric. The default value of fieldwidth is undefined
hwclr	Hardware clear. This field need not be declared as hardware-writable
hwset	Hardware set. This field need not be declared as hardware-writable
hwenable	Determines which bits may be updated after any write enables. Bits that are set to 1 will be updated
hwmask	Determines which bits may be updated after any write enables. Bits that are set to 1 will not be updated

```

reg register1{
    field {
        fieldwidth=5;
    } fld1,fld2,fld3;
    field {}fld4;
    field {}fld5;
};

addrmap myAmap{
    register1 reg1,reg2;
    reg1.fld1->we= true;
    reg1.fld2->wel= true;
    reg1.fld3->anded= true;
};

```

SystemRDL - Register

Register

- Represents a single address
 - A set of one or more field instances that are atomically accessible by software

Register Definition

Definitive definition

- Separate statements for register definition and register instantiation
- Suitable for reuse.
- Syntax: **reg** *reg_name* {[*reg_body*]};
reg_name *reg_instance*;

```
reg r1 {  
    regwidth=32;  
    field f1{  
        hw=rw;  
        sw=rw;  
    };  
    f1 field1[31:0] = 31'b0;  
};  
r1 reg1 @0x100;
```

Anonymous definition



- Instantiate the component in the same statement
- Suitable for components that are used once
- Syntax: **reg** {[*reg_body*]} *reg_instance*;

```
reg {  
    field {  
        hw=rw;  
        sw=rw;  
    } field1[31:0];  
} reg1 @0x100;
```

Register Instantiation

Instantiation forms	Behavior/Application
internal	All register logic is created by the SystemRDL compiler for the instantiation (default)
external	The register is implemented by the designer and the SystemRDL compiler provides an interface from the instantiation
alias	Alias registers are used where designers want to allow alternative software access to register. SystemRDL allows designers to specify alias register for internal or external registers

```
reg myReg {
    field {
        sw=rw;
        hw=rw;
    } config1;
};
myReg reg1;
external myReg reg2;
```




Register Offsets

- You can specify the register address offset
 - @expression**: Specifies the address offset (within the parent component)
 - +=expression**: Specifies the address stride when instantiating an array of components (controls the spacing of the components).
 - %expression**: Specifies the alignment of the next address when instantiating a component (controls the alignment of the components).
- Otherwise, SystemRDL compiler will decide


Offset (@)

```
addrmap top {
  reg r1 {
    field { } f1[3:0];
  };
  r1 reg1[4] @0x4;
};
```



Stride (+=)

```
addrmap top {
  reg r1 {
    field { } f1[3:0];
  };
  r1 reg1[4] @0x4 += 10 ;
};
```



RegisterFile

- Logical grouping of one or more register and register file instances.
 - The only difference between regfile and addrmap is
 - An addrmap defines an RTL implementation boundary, where the regfile does not.

```
regfile fifo_rfile {
    reg {field {} a;} a;
    reg {field {} a;} b;
};

regfile top_regfile {
    external fifo_rfile fifo_a;
    external fifo_rfile fifo_b[64];
    sharedextbus;
};

addrmap top{
    top_regfile top_regfile;
};
```

Properties	Description	Dynamic
alignment	Specifies alignment of all instantiated components in the associated register file	No
sharedextbus	Forces all external registers to share a common bus	No
errestbus	For an external regfile, the associated regfile has an error input	No

Properties of regfile


Addressmap

- Contains registers, register files, and/or other address maps
- Assigns a virtual address or final addresses.
- Specifies RTL module boundary

```
addrmap top{
  errexibus;
  reg reg1 {
    field {
      } fld1[31:20];
    field {
      } fld2[7:5];
  };
  reg reg2 {
    field {
      } fld1[32];
  };
  reg1 reg1 @0x0;
  external reg2 reg2 @0x4;
};
```

Properties	Description	Dynamic
alignment	Alignment of all instantiated components in the address map	No
sharedextbus	Forces all external registers to share a common bus	No
errexibus	The associated addrmap instance has an error input	No
littleendian	Uses little-endian architecture in the address map	Yes
addressing	Controls how addresses are computed in an address map	No
rsvdset	The read value of all fields not explicitly defined is set to 1 if rsvdset is True; otherwise, it is set to 0	No
rsvdsetx	The read value of all fields not explicitly defined is unknown if rsvd-setX is True	No
msb0	Specifies register bit-fields in an address map are defined as 0:N versus N:0	No
lsb0	Specifies register bit-fields in an address map are defined as N:0 versus N:0	No

Generated RTL Example



Summary

- Why Register Automation?
- Register Description Languages
 - SystemRDL
- RDL Tools
 - PeakRDL