Schedule (EST)

	Time slot	Topic	
	9:10 to 9:30	Introduction to DNNs and Accelerator Design	Tushar
	9:30 to 9:55	Overview of SCALE-Sim	Anand
	10:00 to 10:30	Tutorial 1: Design Space Exploration using SCALE-Sim	Anand
	10:30 to 11:00	Tutorial 2: Modifying SCALE-Sim to add custom features	Moritz
	11:05 to 11:45	Tutorial 3: Krittika: Simulation of distributed GEMM operations using SCALE-sim API	Anand

Brief Q/A at the end of each talk.

Attention: Tutorial is being recorded!

Slides + Videos will be available on the SCALE-sim tutorial website

https://scalesim-project.github.io/tutorials-2021-isca.html



Tutorial 2: Modifying SCALE-Sim to add custom features

ISCA-2021

June 19, 2021

Objective

To demonstrate how you can make use of SCALE-Sim's modular structure to add features


Overview

- 1. Introduction to the architectural modification (case study).
- 2. SCALE-Sim's modular software architecture.

- 3. Modifying SCALE-Sim
- 4. Case study results


What you have learned so far

- Input to SCALE-Sim:
 - Workload parameters (DNN topology file) and architecture parameters (config file)
 - Architecture parameters allow to set array size, buffer sizes, dataflow, ···
- Results:
 - Cycle accurate traces of the memory
 - Summarizes results, e.g., cycles, bandwidth, utilization
- Your architecture is fixed in this case.
- What if you want to simulate other architectures, e.g., another memory hierarchy?
- We go you covered!



The modification to SCALE-Sim's base architecture

 Case Study: Use a new, custom memory hierarchy with L1 and L2 scratchpad memories.




Overview


1. Introduction to the architectural modification (case study).


2. SCALE-Sim's modular software architecture.


3. Modifying SCALE-Sim

4. Case study results










A closer look at the double-buffered memory



The implementation

• See scalesim/memory/double_buffered_scratchpad_mem.py

Instantiating the memory

```
from scalesim.memory.read_buffer import read_buffer as rdbuf
from scalesim.memory.read_buffer_estimate_bw import ReadBufferEstimateBw as rdbuf_est
from scalesim.memory.read_port import read_port as rdport
from scalesim.memory.write_buffer import write_buffer as wrbuf
from scalesim.memory.write_port import write_port as wrport

class double_buffered_scratchpad:
    def __init__(self):
        self.ifmap_buf = rdbuf()
        self.filter_buf = rdbuf()
```

Connecting the memory and defining the size


Overview

- 1. Introduction to the architectural modification (case study).
- 2. SCALE-Sim's modular software architecture.

- 3. Modifying SCALE-Sim
- 4. Case study results

Step 0: Check your environment

Python: Make sure that python > 3.6 is installed:



Git: Make sure that git is installed

```
[→ ~ git --version
git version 2.24.3 (Apple Git-128)
```



```
If Python is not installed, use a terminal:
    Ubuntu: >sudo apt install python3 python3-
    venv

MacOS: use homebrew, see https://docs.python-
guide.org/starting/install3/osx/
    >/bin/bash -c "$(curl -fsSL
https://raw.githubusercontent.com/Homebrew
/install/master/install.sh) "
    >brew install python
```

If Git is not installed, use a terminal:
 Ubuntu: >sudo apt install git

MacOS: >xcode-select --install

Step 1: Get a copy of SCALE-Sim v2 for this tutorial

Short version:

- Download the tutorial2.sh file https://github.com/scalesim-project/tutorial-isca-2021/raw/master/tutorial2.sh
- Open a terminal
- >chmod +x tutorial2.sh
- >sh tutorial2.sh
- >cd scale-sim-v2
- >source venv/bin/activate Activates the virtual environment
- If successful, you should have a (venv)-mark before your terminal (see below)

Long version, you can also do the steps from the file manually:

- Open a terminal
- >git clone https://github.com/scalesim-project/scale-sim-v2 Clone SCALE-Sim
- >cd scale-sim-v2 Enter SCALE-Sim folder
- >python3 -m venv venv Create a python virtual environment
- >source veny/bin/activate Activate the virtual environment
- Check that you run python 3.X using python --version, otherwise use python3 --version
- Terminal should now look like this:

```
[→ scale-sim-v2-main git:(main) × source venv/bin/activate (venv) → scale-sim-v2-main git:(main) ×
```

- >pip install -r requirements.txt Install dependencies
- >python setup.py install Install SCALE-Sim into the virtual environment

```
#!/bin/bash

git clone https://github.com/scalesim-project/scale-sim-v2.git

cd scale-sim-v2

python3 -m venv venv


source venv/bin/activate

pip install -r requirements.txt

python setup.py install

tutorial2.sh, so that you know, what is does...
```

Modifications to the memory system



Step 2: Instantiating two memory objects

Remark:

If you do not want to change the code, you can find a working version by:

>git checkout tutorial/isca2021/tutorial2

Here, you can compare the files double_buffered_scratchpad_mem.py and double_buffered_tutorial2_scratchpad_mem.py

Open scalesim/memory/double_buffered_scratchpad_mem.py in an editor and follow my changes.

```
5 from scalesim.memory.read_buffer import read_buffer as rdbuf
 5 from scalesim.memory.read buffer import read buffer as rdbuf
                                                                                                                   from scalesim.memory.read buffer estimate bw import ReadBufferEstimateBw as rdbuf est
 6 from scalesim.memory.read buffer estimate bw import ReadBufferEstimateBw as rdbuf est
                                                                                                                   from scalesim.memory.read_port import read_port as rdport
    from scalesim.memory.read port import read port as rdport
                                                                                                                8 from scalesim.memory.write buffer import write buffer as wrbuf
    from scalesim.memory.write buffer import write buffer as wrbuf
                                                                                                                   from scalesim.memory.write_port import write_port as wrport
    from scalesim.memory.write_port import write_port as wrport
10
                                                                                                                    class double buffered scratchpad:
                                                                                                                       def init (self):
    class double_buffered_scratchpad:
                                                                                                               14
                                                                                                                            self.ifmap L1 buf = rdbuf()
        def init (self):
                                                                                                                           self.filter_L1_buf = rdbuf()
            self.ifmap buf = rdbuf()
                                                                                                                           self.ifmap L2 buf = rdbuf()
            self.filter buf = rdbuf()
                                                                                                                            self.filter L2 buf = rdbuf()
```

Step 3: Memory connections and sizes

```
self.ifmap_buf = rdbuf()
self.filter_buf = rdbuf()

self.ifmap_buf.set_params (backing_buf_obj=self.ifmap_port,
total_size_bytes=ifmap_buf_size_bytes,
word_size=word_size,
active_buf_frac=rd_buf_active_frac,
backing_buf_bw=ifmap_backing_buf_bw)

self.filter_buf.set_params (backing_buf_obj=self.filter_port,
total_size_bytes=filter_buf_size_bytes,
word_size=word_size,
active_buf_frac=rd_buf_active_frac,
backing_buf_bw=filter_backing_buf_bw)
```

```
71 ~
            if self.estimate bandwidth mode:
                self.ifmap L1 buf = rdbuf est()
                self.ifmap_L2_buf = rdbuf_est()
74
                self.filter_L1_buf = rdbuf_est()
                self.filter_L2_buf = rdbuf_est()
77 ~
                self.ifmap_L1_buf.set_params(backing_buf_obj=self.ifmap_L2_buf,
                                             total size bytes=ifmap buf size bytes,
                                             word_size=word_size,
                                              active_buf_frac=rd_buf_active_frac,
                                              backing buf default bw=ifmap backing buf bw)
83 ×
                self.ifmap L2 buf.set params (backing buf obj=self.ifmap port,
                                             total_size_bytes=ifmap_buf_size_bytes * 2,
                                             word_size=word_size,
                                              active_buf_frac=rd_buf_active_frac,
                                              backing_buf_default_bw=ifmap_backing_buf_bw)
                self.filter_L1_buf.set_param
                                             s(backing_buf_obj=self.filter_L2_buf,
89 ~
                                               total_size_bytes=filter_buf_size_bytes,
                                              word_size=word_size,
                                               active_buf_frac=rd_buf_active_frac,
                                               backing_buf_default_bw=filter_backing_buf_bw)
                self.filter_L2_buf.set_param
                                             s(backing buf obj=self.filter port,
95 ~
                                               total_size_bytes=filter_buf_size_bytes * 2,
                                              word_size=word_size,
                                               active_buf_frac=rd_buf_active_frac,
                                               backing_buf_default_bw=filter_backing_buf_bw)
```

Step 4: Connecting set and reset



Step 5: Connecting the service_read function

```
# The following are just shell methods for users to control each mem individually
# The following are just shell methods for users to control each mem individually
                                                                                                                               def service_ifmap_reads(self,
def service_ifmap_reads(self,
                                                                                                                                                       incoming requests arr np, # 2D array with the requests
                        incoming_requests_arr_np, # 2D array with the requests
                                                                                                                                                       incoming_cycles_arr):
                        incoming_cycles_arr):
    out_cycles_arr_np = self.ifmap_buf.service_reads(incoming_requests_arr_np, incoming_cycles_arr)
                                                                                                                                   out_cycles_arr_np = self.ifmap_L1_buf.service_reads(incoming_requests_arr_np, incoming_cycles_arr)
                                                                                                                                   return out_cycles_arr_np
    return out_cycles_arr_np
                                                                                                                               def service_filter_reads(self,
def service_filter_reads(self,
                                                                                                                      170
                                                                                                                                                       incoming requests arr np. # 2D array with the requests
                        incoming_requests_arr_np, # 2D array with the requests
                                                                                                                                                       incoming_cycles_arr):
                        incoming_cycles_arr):
    out_cycles_arr_np = self.filter_buf.service_reads(incoming_requests_arr_np, incoming_cycles_arr
                                                                                                                                   out_cycles_arr_np = self.filter_L1_buf.service_reads(incoming_requests_arr_np, incoming_cycles_arr
                                                                                                                                   return out_cycles_arr_np
    return out_cycles_arr_np
```

Step 6: Changing the service_memory_request function

```
def service_memory_requests(self, ifmap_demand_mat, filter_demand_mat, ofmap_demand_mat):
    assert self.params_valid_flag, 'Memories not initialized yet'
   ofmap lines = ofmap demand mat.shape[0]
    self.total_cycles = 0
    self.stall_cycles = 0
    ifmap_hit_latency = self.ifmap_buf.get_hit_latency()
    filter_hit_latency = self.ifmap_buf.get_hit_latency()
    ifmap serviced cycles = []
    filter_serviced_cycles = []
    ofmap_serviced_cycles = []
    pbar disable = not self.verbose
    for i in tqdm(range(ofmap lines), disable=pbar disable):
       cycle arr = np.zeros((1,1)) + i + self.stall cycles
       ifmap_demand_line = ifmap_demand_mat[i, :].reshape((1,ifmap_demand_mat.shape[1]))
       ifmap_cycle_out = self.ifmap_buf.service_reads(incoming_requests_arr_np=ifmap_demand_line,
                                                        incoming cycles arr=cycle arr)
       ifmap_serviced_cycles += [ifmap_cycle_out[0]]
       ifmap stalls = ifmap cycle out[0] - cycle arr[0] - ifmap hit latency
        filter_demand_line = filter_demand_mat[i, :].reshape((1, filter_demand_mat.shape[1]))
        filter_cycle_out = self.filter_buf.service_reads(incoming_requests_arr_np=filter_demand_line,
                                                       incoming_cycles_arr=cycle_arr)
        filter serviced cycles += [filter cycle out[0]]
        filter_stalls = filter_cycle_out[0] - cycle_arr[0] - filter_hit_latency
       ofmap_demand_line = ofmap_demand_mat[i, :].reshape((1, ofmap_demand_mat.shape[1]))
       ofmap cycle out = self.ofmap buf.service writes(incoming requests arr np=ofmap demand line,
                                                         incoming_cycles_arr_np=cycle_arr)
       ofmap serviced cycles += [ofmap cycle out[0]]
       ofmap_stalls = ofmap_cycle_out[0] - cycle_arr[0] - 1
       self.stall_cycles += int(max(ifmap_stalls[0], filter_stalls[0], ofmap_stalls[0]))
   if self.estimate bandwidth mode:
        # IDE shows warning as complete_all_prefetches is not implemented in read_buffer class
        # It is narmiess since, in estimate pandwidth mode, read_buffer_estimate_bw is instantiated
       self.ifmap buf.complete all prefetches()
       self.filter_buf.complete_all_prefetches()
```

190

```
def service memory requests(self, ifmap demand mat, filter demand mat, ofmap demand mat):
    assert self.params_valid_flag, 'Memories not initialized yet'
    ofmap_lines = ofmap_demand_mat.shape[0]
   self.total_cycles = 0
    self.stall_cycles = 0
    ifmap_hit_latency = self.ifmap_L1_buf.get_hit_latency()
    filter_hit_latency = self.ifmap_L2_buf.get_hit_latency()
    ifmap_serviced_cycles = []
    filter_serviced_cycles = []
    ofmap_serviced_cycles = []
    pbar disable = not self.verbose
    for i in tqdm(range(ofmap lines), disable=pbar disable):
        cvcle arr = np.zeros((1,1)) + i + self.stall cycles
       ifmap_demand_line = ifmap_demand_mat[i, :].reshape((1,ifmap_demand_mat.shape[1]))
       ifmap_cycle_out = self.ifmap_L1_buf.service_reads(incoming_requests_arr_np=ifmap_demand_line,
                                                        incoming cycles arr=cycle arr)
        ifmap serviced cycles += [ifmap cycle out[0]]
        ifmap_stalls = ifmap_cycle_out[0] - cycle_arr[0] - ifmap_hit_latency
        filter_demand_line = filter_demand_mat[i, :].reshape((1, filter_demand_mat.shape[1]))
        filter_cycle_out = self.filter_L1_buf.service_reads(incoming_requests_arr_np=filter_demand_line,
                                                       incoming_cycles_arr=cycle_arr)
        filter_serviced_cycles += [filter_cycle_out[0]]
        filter_stalls = filter_cycle_out[0] - cycle_arr[0] - filter_hit_latency
       ofmap_demand_line = ofmap_demand_mat[i, :].reshape((1, ofmap_demand_mat.shape[1]))
        ofmap_cycle_out = self.ofmap_buf.service_writes(incoming_requests_arr_np=ofmap_demand_line,
                                                         incoming cycles arr np=cycle arr)
       ofmap_serviced_cycles += [ofmap_cycle_out[0]]
       ofmap_stalls = ofmap_cycle_out[0] - cycle_arr[0] - 1
        self.stall_cycles += int(max(ifmap_stalls[0], filter_stalls[0], ofmap_stalls[0]))
    if self.estimate_bandwidth_mode:
        # IDE shows warning as complete_all_prefetches is not implemented in read_buffer class
         FIL IS Narmiess since, in estimate bandwidth mode, read but fer estimate bw is instantiated
       self.ifmap_L1_buf.complete_all_prefetches()
       self.filter L1 buf.complete all prefetches()
       self.ifmap_L2_buf.complete_all_prefetches()
       self.filter_L2_buf.complete_all_prefetches()
```

Step 7: Generating correct DRAM traces

```
def get_ifmap_dram_details(self):
    assert self.traces_valid, 'Traces not generated yet'

self.ifmap_dram_reads = self.ifmap_buf.get_num_accesses()
    self.ifmap_dram_start_cycle, self.ifmap_dram_stop_cycle \
    = self.ifmap_buf.get_external_access_start_stop_cycles()

return self.ifmap_dram_start_cycle, self.ifmap_dram_stop_cycle, self.ifmap_dram_reads

def get_filter_dram_details(self):
    assert self.traces_valid, 'Traces not generated yet'

def get_filter_dram_reads = self.filter_buf.get_num_accesses()
    self.filter_dram_start_cycle, self.filter_dram_stop_cycle \
    = self.filter_buf.get_external_access_start_stop_cycles()

return self.filter_dram_start_cycle, self.filter_dram_stop_cycle, self.filter_dram_reads

return self.filter_dram_start_cycle, self.filter_dram_stop_cycle, self.filter_dram_reads
```

```
def get_ifmap_dram_details(self):
    assert self.traces_valid, 'Traces not generated yet'

self.ifmap_dram_reads = self.ifmap_L2_buf.get_num_accesses()
    self.ifmap_dram_start_cycle, self.ifmap_dram_stop_cycle \
    = self.ifmap_L2_buf.get_external_access_start_stop_cycles()

return self.ifmap_dram_start_cycle, self.ifmap_dram_stop_cycle, self.ifmap_dram_reads

# def get_filter_dram_details(self):
    assert self.traces_valid, 'Traces not generated yet'

self.filter_dram_reads = self.filter_L2_buf.get_num_accesses()
    self.filter_dram_start_cycle, self.filter_dram_stop_cycle \
    = self.filter_L2_buf.get_external_access_start_stop_cycles()

return self.filter_dram_start_cycle, self.filter_dram_stop_cycle, self.filter_dram_reads

return self.filter_dram_start_cycle, self.filter_dram_stop_cycle, self.filter_dram_reads
```

Step 8: Generating correct buffer traces

```
def get_ifmap_dram_trace_matrix(self):
    return self.ifmap_buf.get_trace_matrix()

#
def get_filter_dram_trace_matrix(self):
    return self.filter_buf.get_trace_matrix()

#
for def get_ofmap_dram_trace_matrix(self):
    return self.ofmap_buf.get_trace_matrix()

#
for def get_ofmap_dram_trace_matrix(self):
    return self.ofmap_buf.get_trace_matrix()

#
for def get_dram_trace_matrices(self):
    dram_ifmap_trace = self.ifmap_buf.get_trace_matrix()
    dram_filter_trace = self.filter_buf.get_trace_matrix()

#
for def get_dram_trace_matrices(self):

#
for def get_dram_trace_matrix(self):

#
for def get_dram_trace_ma
```



```
def get ifmap dram trace matrix(self):
537 ~
             return self.ifmap_L2_buf.get_trace_matrix()
539
         def get filter dram trace matrix(self):
541 ~
             return self.filter L2 buf.get trace matrix()
         def get_ofmap_dram_trace_matrix(self):
545 ~
             return self.ofmap buf.get trace matrix()
         def get dram trace matrices(self):
549 ~
             dram_ifmap_trace = self.ifmap_L2_buf.get_trace_matrix()
550
             dram_filter_trace = self.filter_L2_buf.get_trace_matrix()
             dram_ofmap_trace = self.ofmap_buf.get_trace_matrix()
             return dram ifmap trace, dram filter trace, dram ofmap trace
```

Step 9: Print correct traces

```
def print_ifmap_dram_trace(self, filename):
    self.ifmap_buf.print_trace(filename)

self.ifmap_buf.print_trace(filename)

def print filter dram trace(self, filename):
    self.filter_buf.print_trace(filename)
```



```
572     def print_ifmap_dram_trace(self, filename):
573         self.ifmap_L2_buf.print_trace(filename)
574
575     #
576     def print_filter_dram_trace(self, filename):
577     self.filter_L2_buf.print_trace(filename)
```

Step 10: Integration into the project

- 1. Download the double_buffered_tutorial2_scratchpad_mem.py from https://github.com/scalesimproject/tutorial/isca2021/2021/raw/main/double_buffered_tutorial2_scratchpad_mem.py and paste it to scalesim/memory
- 2. Add the new memory to SCALE-Sim:
 - 1. Replace scalesim/single_layer_sim.py with the new version from https://github.com/scalesim-project/scale-sim-v2/raw/tutorial/isca2021/tutorial2/scalesim/single_layer_sim.py
 Modifications:

```
from scalesim.memory.double_buffered_tutorial2_scratchpad_mem_import_double_buffered_scratchpad_as_tut2mem
                                                                                                             Import new memory
12
    class single_layer_sim:
        def __init__(self):
14
15
            self.layer id = 0
            self.topo = topo()
16
            self.config = cfg()
17
18
19
            self.op_mat_obj = opmat()
            self.compute_system = systolic_compute_os()
20
21
            #self.memory_system = mem_dbsp()
                                                   Replace old memory
            self.memory system = tut2mem()
22
```

Overview

- 1. Introduction to the architectural modification (case study).
- 2. SCALE-Sim's modular software architecture.

- 3. Modifying SCALE-Sim
- 4. Case study results

Step 11: Run and get results

Running the project

- >cd scalesim
- >python scale.py

Old memory hierarchy w/ one double-buffered memory

```
[(venv) → scale-sim-v2-main git:(main) × cd scalesim
(venv) → scalesim git:(main) × python scale.py
_____
_____
Array Size:
            32x32
SRAM IFMAP (kB):
SRAM Filter (kB):
SRAM OFMAP (kB):
Dataflow:
            Output Stationary
CSV file path: ../topologies/conv_nets/test.csv
Number of Remote Memory Banks: 1
Working in ESTIMATE BANDWIDTH mode.
_____
Running Layer 0
                                           622920/622920 [04:26<00:00, 2335.93it/s]
Compute cycles: 622919
Stall cycles: 0
Overall utilization: 93.62%
Mapping efficiency: 96.98%
Average IFMAP DRAM BW: 4.742 words/cycle
Average Filter DRAM BW: 30.761 words/cvcle
Average OFMAP DRAM BW: 0.612 words/cvcle
******* SCALE SIM Run Complete **********
```

New memory hierarchy w/ two double-buffered memories

```
[(venv) → scale-sim-v2-main git:(main) × cd scalesim
[(venv) → scalesim git:(main) × python scale.py
_____
_____
Array Size:
            32x32
SRAM IFMAP (kB):
                  64
SRAM Filter (kB):
SRAM OFMAP (kB):
Dataflow:
            Output Stationary
CSV file path: ../topologies/conv_nets/test.csv
Number of Remote Memory Banks: 1
Working in ESTIMATE BANDWIDTH mode.
_____
Running Layer 0
                                            622920/622920 [05:16<00:00, 1968.27it/s]
Compute cycles: 622919
Stall cycles: 0
Overall utilization: 93.62%
Mapping efficiency: 96.98%
Average IFMAP DRAM BW: 3.898 words/cycle
Average Filter DRAM BW: 1.337 words/cycle
Average OFMAP DRAM BW: 0.612 words/cycle
******* SCALE SIM Run Complete **********
```

Schedule (EST)

	Time slot	Topic	
	9:10 to 9:30	Introduction to DNNs and Accelerator Design	Tushar
	9:30 to 9:55	Overview of SCALE-Sim	Anand
	10:00 to 10:30	Tutorial 1: Design Space Exploration using SCALE-Sim	Anand
	10:30 to 11:00	Tutorial 2: Modifying SCALE-Sim to add custom features	Moritz
	11:05 to 11:45	Tutorial 3: Krittika: Simulation of distributed GEMM operations using SCALE-sim API	Anand

Brief Q/A at the end of each talk.

Attention: Tutorial is being recorded!

Slides + Videos will be available on the SCALE-sim tutorial website

https://scalesim-project.github.io/tutorials-2021-isca.html