Notation

- n_x : number of x
- P_x : percentage or power of x
- T_x : time of x
- *i*: instructions

Basic conecpt

- Speed Up Ratio: $\frac{T_{Prev}}{T_{Current}} = \frac{\text{Throughput current}}{\text{Throughput previous}}$ SPECratio = $\frac{T_{ref}}{T_{current}}$, where reference times means baseling times in our transfer of the second secon baseline time in an benchmark
- The execution time imporved = $\frac{T_{Prev} T_{Current}}{T_{-}}$
- Throughput: $\frac{n_{data}}{T_{exec}}$, maxIPS: $\frac{n_{instruction}}{T_{exec}}$ program maxIPS = $\sum_{i \in prog} maxIPS_i \times P_i$ Performance Per Wat = $\frac{maxIPS}{Power}$, Not Throughput MIPS: Millions of Instructions Per G
- MIPS: Millions of Instructions Per Second

Clock Rate/Time/CPI

- CPI: Average cycles per instruction, **not reverse**
 - $CPI = \frac{n_{cycles}}{n_{instruct}} \leftrightarrow n_{cycles} = CPI \times n_{instruct}$
- $T_{execution} = CPI \times n_{instruct} \times T_{clock} = \frac{CPI \times n_{instruct}}{CLK \text{ Rate}}$
- Clock Rate vs Clock Time are Reciprocal
 - $CLK Rate = \frac{n_{cycle}}{T_{execution}}, CLK Time = \frac{T_{execution}}{n_{cycle}}$
- Clock Rate vs Clock Time's Unit
 - $1 \text{ kHz} = 10^3 \text{ Hz}$
- $1 \text{ s} = 10^3 \text{ ms}$
- $1 \text{ MHz} = 10^6 \text{ Hz}$
- $1 \text{ s} = 10^6 \, \mu s$
- $1 \text{ GHz} = 10^9 \text{ Hz}$
- $1 \text{ s} = 10^9 \, ns$

Problem Template for Clock Cycle

- 1: Run a benchmark on different HW, different in $CPI/n_{instruct}/CLK$ Rate
- 2: Bearkdown a program by to FP,INT,L/S,Branch, change attributes accordingly **Notice**:
 - Use table to record data of HW or instructions
 - Use the right formula $\frac{CPI \times n_{instruct}}{CLK}$ Bate
 - Different in Speed Up Ratio and Time saved
 - Some speed up ratio may not achieved IRL

Eg: 1-1, 1-6, 1-10

Amdahl's law

 $S = \frac{1}{(1-P) + \frac{P}{N}},$ P is Parallel ratio and N is P speed up In some probles, we have Parallel overhead Eg: 1-2, 1-5, 1-11

Power and Energy of HW

Power = $C \times V^2 \times f$ W Energy = $C \times V^2$ J

Power and Energy of Problem Template

- Shut down some machine/Change chip attribute/Change running state(aka. power comsumption) and Calculate power/energy change, note:
 - Shut down P % machine \rightarrow save P % energy
 - Note power/energy change are different, where energy has no relation with frequent

Eg: 1-7

\mathbf{QoS}

MTTF: Mean Time To Failure, $MTTF = \frac{1}{FIT}$ FIT: Failure In Time, $FIT_{system} = \frac{FIT_{single}}{P_{system}fail}$ TODO Eg: 1-4

Moore's Law and the Power Wall

- Moore's Law: number of transistors on a microchip doubles approximately every two years, exponential. Power Wall refers to a limitation in computer architecture related to power consumption and heat dissipation, causing Moore's Law no longer work.
- Multicore architects doing with the extra transistors now to increase performance Eg:1-8

RISCV Translation Basic

- a/b/c:value in register, A/B/C:address in register
 - c=a-b : sub x,a,b
- b=B : lw b, 0(B)
- c=a+1 : addi x,a,1
- a=a<<2 or a=a*4:
- A=a : sw a, O(A)
- slli a,a,2

Eg: 2-1

@scavf3, CC-BY-4.0

RISCV Translation Advance

Indexing: slli \rightarrow add start and offset $\rightarrow lw/sw$

$$x_1 = A[\underbrace{i}_{\text{slli i, i,2}}] \qquad A[\underbrace{i}_{\text{slli i, i,2}}] = x_1$$

$$\underbrace{\text{add i, A, i}}_{\text{lw x1, 0(i)}} \qquad \underbrace{\text{add i, A, i}}_{\text{sw x1, 0(i)}}$$

Loop: couter init \rightarrow LOOP tag/branch \rightarrow coun- $\operatorname{ter} \operatorname{step} \to \operatorname{loop} \operatorname{body} \to \operatorname{jump} \operatorname{back/end} \operatorname{tag}$

int i = 10;	addi x1, 10, x0
while (i >= 0)	LOOP:beq x1, x0, DONE
i	addi x1, x1, -1
(Loop Body)	(Loop Body)
} (end of loop)	jal x0, LOOP
(end of loop)	DONE

Eg: 2-1, 2-5, 2-6

RISCV format

31 30 25	24 21 20	19	15 14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
	1.0	1	f	1	1	1.
imm[1	1:0]	rs1	funct3	rd	opcode	1-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12] imm[10:5]	rs2	rs1	funct3	imm[4:1] imm[11]	opcode	B-type
	imm[31:12]			rd	opcode	U-type
imm[20] imm[1	0:11 imm[11] imm	10-19	rd.		
imm[20] imm[1	0:1] imm[:	11] imm	[19:12]	rd	opcode	J-type

Eg: 2-2

RISCV format Problem Template

Given instruction, check it's binary code, Eg: 2-3 Since imm field is limit, calculate some upper/lower bound, Eg: 2-5

Imm

- I: 12bits, addi's imm value's bound, unsign/signed
- S: 12 bits, sw's offset's bound, raw address
- B: 13 bits, raw address
- U: large imm, 20bits
- J: range to jump, 21bits

B and J imm layout: both of them has no 0 bits, that's because the target address is always 2-byte aligned(32bits), the last byte is meaningless.

Jump and Branch

Shift 4n in binary(default) = shift n in hex Shift meaning: $s \inf_{\text{shift}} r \inf_{\text{logic or arithmetic}} i \inf_{i} \text{Logical: and/andi, or/ori, xor/xori; Note: andi = select bits, ori \approx add 2 binary, xori 0xFF = not Eg: 2-2, 2-4}$

Bit op

Jump: jal(address=imm), jalr(address=reg+imm) Branch: b<condition>, if condition==true jump subtype: beq, bne, blt, bge(signed), xxx u(unsigned) \mathbf{ORDER} blt, rs1, rs2, Label: if rs1 < rs2 jump Eg: 2-6

Loop Instruction Counts

$$n_i = n_{loop} \times n_{i \text{ in loop}} + n_{i \text{ out loop}} + \underbrace{1}_{\text{jump out of loop}}$$

Eg: 2-6, 2-7

Big/Little Endian


Memory	0	1	2	3	0x12345678
big endian	12	34	56	78	MSB in low address
little endian	78	56	34	12	LSB in low address

Note: both memory and data are in hex, Eg: 2-8

U instruction

Load Upper Immediate 1ui or Add Upper Immediate to PC auipc, Eg: 2-9(load 64 bits)
To load 0xABCD1234(32bits) to x10:

lui x10, 0xABCD1 // [31:12] addi x10, x10, 0x234 // [11:0]



Since register are 64 bits, the range of int/uint is int: $[2^{-31}, 2^{31} - 1]$, uint: $[0, 2^{32} - 1]$, Eg: 2-10