

A31L12x

How to Wake up with LPUART

Application Note

Version 1.02

Contents

| | Introduction | 4 4 6 7 8 8 9 2 8 |
|----------------------------------|--|---|
| | t of Figures | |
| Figur Figur Figur Figur | re 1. Wake-up by Receive Character Detection | 3 7 9 |

List of Tables

| Table 1. Description of LPUART Baud Rate Generation Register | 8 |
|--|------|
| Table 2. Description of LPUART Baud Rate Compensation Register | .10 |
| Table 3. Example Baud Rate Compensation | . 11 |



1 Introduction

A31L12x microcontroller has a low power universal asynchronous receiver transmitter (LPUART) that can properly receive data even when the MCU is in deep sleep mode. The LPUART can wake up the MCU from deep sleep mode only when XSOSC is selected for the LPUART clock and the system clock is configured to HIRC or XMOSC. If the system clock is XMOSC, users need to pay attention to the stabilization time of the XMOSC.

Wake-up sources of the LPUART are as follows:

- Receive character detection: when the data in the LPUART_RCDR register matches the data received without error.
- Start bit detection: when a start bit is detected in deep sleep mode.
- Receive data register not empty: when there is data received.

In this document, users can learn how to wake up the A31L12x from deep sleep mode through the A31L12x's LPUART. Example code is presented to help users understand.



2 How to Wake up from Deep Sleep Mode

To use the LPUART as a wake-up source, corresponding register bits must be set as below:

- SCU_PPCLKSR.LPUTCLK[1:0] = "10b": It selects the XSOSC (32.768kHz) as the LPUART clock.
- LPUART_CR1.OVRS[1:0] = "10b": It selects no oversampling (Only 1 sampling).
- LPUART_CR1.WAKEN = "1b": It enables wake-up function in deep sleep mode. This bit must be set to "1b" just before entering deep sleep mode and be cleared to "0b" immediately after the wake-up.

2.1 Wake-up Method 1 by Receive Character Detection

The receive character detection function is activated by setting the LPUART_CR2.RCDEN bit to "1b". The low power UART block has the receive character detection data register, LPUART_RCDR, to detect whether a specific character such as an address has been entered.

The LPUART_IFSR.RCDIFLAG bit is set to "1b" when a character in the LPUART_RCDR register matches a character received without errors in frame and parity. This flag can be used as an interrupt source and as a wake-up source in deep sleep mode.

If the system clock is XMOSC, sufficient x-tal stabilization time before the next reception must be given.



Figure 1 shows an example timing diagram of the wake-up by receive character detection.




Figure 1. Wake-up by Receive Character Detection



2.2 Wake-up Method 2 by Start Bit Detection

The LPUART_IFSR.SBDIFLAG bit is set to "1b" when a valid start bit is detected in deep sleep mode. This flag can be used as a wake-up source only in deep sleep mode.

Figure 2 shows an example timing diagram of the wake-up by start bit detection in deep sleep mode.




Figure 2. Wake-up by Valid Start Bit Detection



2.3 Wake-up Method 3 by Arbitrary Data Received

The LPUART_IFSR.RXCIFLAG bit is set to "1b" when new data is received while the receive data register is empty. This flag can be used as a wake-up source in deep sleep mode.

Figure 3 shows an example timing diagram of the wake-up by arbitrary data in deep sleep mode.




Figure 3. Wake-up by Arbitrary Data Received



3 Baud Rate and Compensation

The LPUART has a baud rate generation register (LPUART_BDR) and a baud rate compensation register (LPUART_BCMP). When the XSOSC (32.768kHz) is used as an LPUART clock source, the baud rate can be up to 9600 bps.

3.1 LPUART Baud Rate Generation Register

Table 1 describes the low power UART baud rate generation register (LPUART_BDR).

Table 1. Description of LPUART Baud Rate Generation Register

| | | | LPUART_BDR Address: 0x4000_5C20 |
|-------------|---|--|--|
| Bits | | [31:16] | [15:0] |
| Name | | Reserved | BDATA |
| Reset Value | | 0x0000 | 0xFFFF |
| 15 0 | 8 | BDATA[15:0] range oversampling: Baud Rate = fLPU BDATA[15:0] range oversampling: This can be also as a Baud Rate = fLPU BDATA[15:0] range of this register is 0 | Prate baud rate. JART/{16 x (BDATA[15:0] +1)} ge: 0x0 to 0xFFFF JART/{8 x (BDATA[15:0] +1)} ge: 0x0 to 0xFFFF be used with XSOSC (32.768kHz). JART/(BDATA[15:0] +1) ge: 0x2 to 0xFFFF Ix0002 on the no oversampling, MP[15] bit (BCMPS) shouldn't be set to |

The following formula calculates the LPUART_BDR value with conditions of no over sampling and $f_{LPUART} = 32.768 kHz$.

Since the calculation result is 2.41333, the LPUART_BDR value is 2. That is, sampling is performed at the midpoint every 3 f_{LPUART} clocks from a falling edge. The sampling proceeds every 3 clocks as the LPUART_BDR value is 2, but the data of the LPRXD line should be sampled every 3.4 clocks. The received data is different from the actual data due to the difference of 0.4 sampling clock.



Figure 4 shows an example of sampling point error on no over sampling.




Figure 4. Sampling Point Error on Only 1 Sampling

So, to receive data without error, users need to compensate 0.4 clock. The next section explains how to compensate baud rate clock.



3.2 LPUART Baud Rate Compensation Register

Table 2 describes the low power UART baud rate compensation register (LPUART_BCMP).

Table 2. Description of LPUART Baud Rate Compensation Register

| | | | | | | | LPUA | RT_BC | MP Ad | dress: | 0x4000 | _5C24 |
|-------------|--|-------|----------|-------|-------|-------|-------|-------|-------|--------|--------|-------|
| Bits | [31:16] | [15] | [14:9] | [8] | [7] | [6] | [5] | [4] | [3] | [2] | [1] | [0] |
| Name | Reserved | BCMPS | Reserved | BCMP8 | BCMP7 | BCMP6 | BCMP5 | BCMP4 | BCMP3 | BCMP2 | BCMP1 | BCMP0 |
| Reset Value | 0x0000 | 0 | 0x00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 BCMPS Baud Rate Compensation Sign. 0 → Plus 1 clock for compensation 1 → Minus 1 clock for compensation | | | | | | | | | | | |
| | x BCMPx Baud Rate Compensation bits. x: 0 to 8. 0 → No compensation 1 → Clock compensation with sign bit (BCMPS) | | | | | | | | | | | |

The baud rate clock can be adjusted by adding or subtracting 1 LPUART clock using the LPUART_BCMP register. The BCMPS is a sign bit, and if its value is "0b", 1 LPUART clock is added when sampling the corresponding bit. If the BCMPS is "1b", the baud rate is subtracted.

The BCMP8 is for parity bit and the BCMP[7:0] bits are for data[7:0].



Bit 6

Bit 7

Bit 8

-0.307

-0.133

-0.720 + 1 = 0.280

Table 3 shows an example of baud rate compensation when the LPUART clock is 32.768kHz and baud rate is 9600 bps.

Rx/Tx bit **BCMPx** bit **Final Clock Error Clock Error before Compensation bit** compensation Start -0.413 -0.413 Х D0 bit 0 -0.827 -0.827 + 1 = 0.1731 D1 -0.240 Bit 1 -0.2400 D2 Bit 2 -0.653 1 -0.653 + 1 = 0.347D3 Bit 3 -0.067 0 -0.067 D4 Bit 4 -0.480 -0.480 0 D5 Bit 5 -0.893 1 -0.893 + 1 = 0.107

Table 3. Example Baud Rate Compensation

In the above table, the LPUART_BCMP.BCMPS bit is cleared to "0b" for plus compensation. The bit is calculated as follows, if the result is positive, it is plus compensation, and if it is negative, it is minus compensation.

0

1

0

"Required Sampling Clock" - "Set Sampling Clock" = 3.413 - 3 = 0.413

Refer to the 16.4.2 A31L12x User's manual for an example of minus compensation.

-0.307

-0.720

-0.133

Figure 5 shows an example timing diagram of compensation sampling point on no over sampling.




Figure 5. Compensation Sampling Point

As shown in the figure above, data can be received normally after compensating for the sampling point.



D6

D7

Parity

4 Programming Tips

Chapter 4 introduces programming tips for the wake-up by receive character detection. The following is a list that must be configured to use LPUART as a wake-up source in deep sleep mode. The others are the same as general UART usage.

- 1. The XSOSC (32.768kHz) should be on oscillation and be selected as the LPUART clock.
- 2. No oversampling must be selected by oversampling selection bit in the LPUART control register.

```
void SysInit(void) {
     SCUCG→CLKSRCR = 0xA5070000|(SCUCG→CLKSRCR|1); // Enable XSOSC
     SCUCG→PPCLKSR_b.LPUTCLK = 2;
                                                               // LPUART clock: XSOSC
}
void LPUARTInit(void) {
     LPUART→CR1_b.OVRS = 2; // No oversampling
     LPUART→BDR = 2;
LPUART→BCMP = 0x00A5;
                                      // 9,600bps at 32.768kHz, Up to 9,600bps
                                      // Compensation: plus 0.4clock
                                      // To enable "Receive Char Detection" function
     LPUART\rightarrowCR2 b = 1;
}
void DeepSleep(void) {
     LPUART→CR1_b.WAKEN = 1;
                                               // To wake up by LPUART
     HAL_PWR_EnterPowerDownMode();
                                               // Deep sleep mode
     LPUART→CR1_b.WAKEN = 0;
                                               // After wake-up from deep sleep mode
}
```

Figure 6. Programming Tip for Wake-up by Receive Character Detection



5 References

- A31L12x User's Manual
- A31L12x Datasheet
- Example Code



Revision History

| Version | Date | Description |
|---------|-----------|-------------------------|
| 1.00 | 21. 3.16 | Created first version |
| 1.01 | 22. 10.28 | Modify a font |
| 1.02 | 24. 12.2 | Updated the disclaimer. |



Korea

Regional Office, Seoul R&D, Marketing & Sales 8th Fl., 330, Yeongdong-daero,

8th Fl., 330, Yeongdong-daero Gangnam-gu, Seoul, 06177, Korea

Tel: +82-2-2193-2200 Fax: +82-2-508-6903 www.abovsemi.com

Domestic Sales Manager

Tel: +82-2-2193-2206 Fax: +82-2-508-6903 Email: <u>sales kr@abov.co.kr</u> HQ, Ochang R&D, QA, and Test Center

37, Gangni 1-gil, Ochang-eup, Cheongwon-gun, Chungcheongbuk-do, 28126, Korea

Tel: +82-43-219-5200 Fax: +82-43-217-3534

https://www.abovsemi.com/en/main.php

Global Sales Manager

Tel: +82-2-2193-2281 Fax: +82-2-508-6903 Email: <u>sales_gl@abov.co.kr</u> China Sales Manager Tel: +86-755-8287-2205

Fax: +86-755-8287-2204 Email: <u>sales_cn@abov.co.kr</u>

ABOV Disclaimer

IMPORTANT NOTICE - PLEASE READ CAREFULLY

ABOV Semiconductor ("ABOV") reserves the right to make changes, corrections, enhancements, modifications, and improvements to ABOV products and/or to this document at any time without notice. ABOV DOES NOT GIVE WARRANTIES AS TO THE ACCURACY OR COMPLETENESS OF THE INFORMATION INCLUDED HEREIN. Purchasers should obtain the latest relevant information of ABOV products before placing orders. Purchasers are entirely responsible for the choice, selection, and use of ABOV products and ABOV assumes no liability for application assistance or the design of purchasers' products. NO LICENSE, EXPRESS OR IMPLIED, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY ABOV HEREIN. ABOV DISCLAIMES ALL EXPRESS AND IMPLIED WARRANTIES AND SHALL NOT BE RESPONSIBLE OR LIABLE FOR ANY INJUIRES OR DAMAGES RELATED TO USE OF ABOV PRODUCTS IN SUCH UNAUTHORIZED APPLICATIONS. ABOV and the ABOV logo are trademarks of ABOV. For additional information about ABOV trademarks, please refer to https://www.abov.co.kr/en/about/corporate identity.php. All other product or service names are the property of their respective owners. Information in this document supersedes and replaces the information previously supplied in any former versions of this document.

© 2022 ABOV Semiconductor - All rights reserved

