

Linux Capable Business Card

Rev A 01/09/2021

Page	Index
1	COVER PAGE
2	BLOCK DIAGRAM
3	POWER SUPPLIES
4	CPU POWER
5	CPU EBI INTERFACE
6	RAM DDR2
7	NAND FLASH
8	CONNECTORS
9	CPU GPIO

DESIGN CONSIDERATIONS


DESIGN NOTE:
Example text for informational
design notes .

DEBUG NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

TOP VIEW



BOTTOM VIEW



Title: [01] - COVER PAGE.SchDoc

Project: Linux Capable Business Card

Author: Manuel Tosone

Date: 01/09/2021

Sheet: 1 of 9

Revision: Rev A




CONNECTORS

Page 8

POWER

Page 3



Title: [02] - BLOCK DIAGRAM.SchDoc


Project: Linux Capable Business Card

Author: Manuel Tosone

Date: 01/09/2021

Sheet: 2 of 9

Revision: Rev A




1

2

3

4

DC/DC +3V3




DESIGN NOTE:

$$V_{out} = 0.6 * (1 + R_{202}/R_{204}) = 3.28V$$

DESIGN NOTE:

+3V3: Max current = 1.5A
Required current = 915mA

LDO +1V8



DESIGN NOTE:


$$V_{out} = 0.41 * (1 + R_{200}/R_{203}) = 1.82V$$

R201 and C209 introduce 7.2ms delay
delay = $-R_{201} * C_{209} * \ln(1 - 1.49/3.3)$

DESIGN NOTE:

C211 introduces 3ms delay between 1V8 stable and PWRGD
delay = $(C_{211} * 0.42)/0.14$

LDO +1V0




DESIGN NOTE:

$$V_{out} = 0.41 * (1 + R_{205}/R_{207}) = 1.00V$$


DESIGN NOTE:

C214 introduces 3ms delay between 1V0 stable and PWRGD
delay = $(C_{214} * 0.42)/0.14$

POWER-UP SEQUENCE



TEST POINTS



Title: **[03] - POWER SUPPLIES.SchDoc**


Project: **Linux Capable Business Card**

Author: **Manuel Tosone**

Date: **01/09/2021**

Sheet: **3** of **9**

Revision: **Rev A**



1

2

3

4

A

B

C

D

A

B

C

D


DEBUG NOTE:
When JTAGSEL is low embeddedICE mode is selected. The internal state of the Arm926EJ-S is examined through an ICE/JTAG port which allows instructions to be serially inserted into the pipeline of the core without using the external data bus.

When JTAGSEL is high JTAG Boundary Scan is enabled. The SAMPLE, EXTEST and BYPASS functions are implemented.

DEBUG NOTE:
If BMS is detected at 0, the controller boots on the memory connected to Chip Select 0 of the External Bus Interface.

If BMS is detected at 1, the boot memory is the embedded ROM and the First level bootloader is executed

DESIGN NOTE:
SAM-BA Monitor requires 12MHz external crystal to communicate over USB



LAYOUT NOTE:

Place decoupling caps close to the power pins under the CPU

DEBUG NOTE:

VDDFUSE is only needed to program the FUSES. All OTP bits are read as '1' when VDDFUSE is floating, all security features are set

Title: [04] - CPU POWER.SchDoc

Project: Linux Capable Business Card


Author: Manuel Tosone

Date: 01/09/2021

Sheet: 4 of 9


Revision: Rev A





LAYOUT NOTE:
DRAM data pins can be swapped within banks
DRAM data banks can be swapped, if so LDM/UDM and LDQSp/UDQSp must be also swapped





Title: [07] - NAND FLASH.SchDoc

Project: Linux Capable Business Card

Author: Manuel Tosone


Date: 01/09/2021

Sheet: 7 of 9

Revision: Rev A



USB DEVICE & HOST



LAYOUT NOTE:

Place ESD protection as close as possible to connectors


LAYOUT NOTE:

USB signals must be routed as 90Ohm differential pairs


LAYOUT NOTE:

Place series termination resistor close to CPU

JTAG




DEBUG UART



DEBUG NOTE:
SAM-BA Monitor baudrate = 115200

SD CARD



Title: **[08] - CONNECTORS.SchDoc**

Project: **Linux Capable Business Card**

Author: **Manuel Tosone**

Date: **01/09/2021**

Sheet: **8** of **9**

Revision: **Rev A**



U4D

AT91SAM9N12 - POB

PB0/RTS2	E4	X
PB1/CTS2	E3	X
PB2/SCK2	E4	X
PB3/SPI0_NPCS3	E2	X
PB4	G4	X
PB5	G3	X
PB6/AD7	D2	X
PB7/AD8	E2	X
PB8/AD9	D1	X
PB9/AD10/PCK1	F1	X
PB10/AD11/PCK0	E1	X
PB11/AD0/PWM0	A1	X
PB12/AD1/PWM1	C3	X
PB13/AD2/PWM2	B1	X
PB14/AD3/PWM3	C2	X
PB15/AD4	D3	X
PB16/AD5	C1	X
PB17/AD6	E3	X
PB18/IRQ/ADTRG	D4	X

AT91SAM9N12

U4C

AT91SAM9N12 - POA

PA0/TXD0/SPI1_NPCS1	T3	X
PA1/RXD0/SPI0_NPCS2	U2	X
PA2/RTS0	U3	X
PA3/CTS0	P4	X
PA4/SCK0	T4	X
PA5/TXD1	U4	X
PA6/RXD1	P5	X
PA7/TXD2/SPI0_NPCS1	R4	X
PA8/RXD2/SPI1_NPCS0	U6	X
PA9/DRXD	R5	X
PA10/DTXD	R6	X
PA11/SPI0_MISO/MCDA4	T5	X
PA12/SPI0_MOSI/MCDA5	U5	X
PA13/SPI0_SPCK/MCDA6	U7	X
PA14/SPI0_NPCS0/MCDA7	T7	X
PA15/MCDA0	R7	X
PA16/MCDA	U8	X
PA17/MCCK	P8	X
PA18/MCDA1	T8	X
PA19/MCDA2	U8	X
PA20/MCDA3	R8	X
PA21/TIOA0/SPI1_MISO	U9	X
PA22/TIOA1/SPI1_MOSI	T9	X
PA23/TIOA2/SPI1_SPCK	U9	X
PA24/TCLK0/TK	U11	X
PA25/TCLK1/TF	T10	X
PA26/TCLK2/TD	R9	X
PA27/TIOB0/RD	U12	X
PA28/TIOB1/RK	T11	X
PA29/TIOB2/RF	U13	X
PA30/TWD0/SPI1_NPCS3	R10	X
PA31/TWCK0/SPI1_NPCS2	T12	X


AT91SAM9N12

U4E

AT91SAM9N12 - POC

PC0/LCDDAT0/TWD1	G2	X
PC1/LCDDAT1/TWCK1	G1	X
PC2/LCDDAT2/TIOA3	H4	X
PC3/LCDDAT3/TIOB3	I1	X
PC4/LCDDAT4/TCLK3	H3	X
PC5/LCDDAT5/TIOA4	I3	X
PC6/LCDDAT6/TIOB4	H2	X
PC7/LCDDAT7/TCLK4	H1	X
PC8/LCDDAT8/UTXD0	K2	X
PC9/LCDDAT9/URXD0	I2	X
PC10/LCDDAT10/PWM0	L1	X
PC11/LCDDAT11/PWM1	K1	X
PC12/LCDDAT12/TIOA5	L2	X
PC13/LCDDAT13/TIOB5	K3	X
PC14/LCDDAT14/TCLK5	M1	X
PC15/LCDDAT15/PCK0	M2	X
PC16/LCDDAT16/UTXD1	K4	X
PC17/LCDDAT17/URXD1	M3	X
PC18/LCDDAT18/PWM0	N1	X
PC19/LCDDAT19/PWM1	N2	X
PC20/LCDDAT20/PWM2	N3	X
PC21/LCDDAT21/PWM3	P1	X
PC22/LCDDAT22/TXD3	P2	X
PC23/LCDDAT23/RXD3	P3	X
PC24/LCDDISP/RTS3	R1	X
PC25/CTS3	R3	X
PC26/LCDPWM/SCK3	R2	X
PC27/LCDVSYNC/RTS1	T1	X
PC28/LCDHSYNC/CTS1	M4	X
PC29/LCDDEN/SCK1	N4	X
PC30/LCDPCK	T2	X
PC31/FIQ/PCK1	U1	X

AT91SAM9N12



Title: [09] - CPU GPIO.SchDoc

Project: Linux Capable Business Card

Author: Manuel Tosone

Date: 01/09/2021

Sheet: 9 of 9

Revision: Rev A

