

	COMMON	DIMENSION	I TABLE				
SYMBOL	MIN	NOM	MAX	NOTES			
A1	(
A2	4.00			5,8			
А3	4.00			5,8			
A4	2	0.00 BASI	C				
D	67.45	67.60	67.75				
D1	1	11.55 BASIC					
D2	6	3.60 BASI	С				
Е			3.80	5			
e1	1	1.40 BASI	C				
e2	4	17.40 BASI	С				
N		200					
ISSUE	А						
REF	14-043						
NOTES	1,2,3						

		SD	RAM VA	RIATION	S			
		AA						
SYMBOL	MIN NOM MAX			MIN	NOM	MAX	NOTES	
А	25.25	25.40	25.55	25.25	25.40	25.55		
D3	1.	1.80 BASIC			2.70 BASIC			
D4	1.	1.50 BASIC			2.40 BASIC			
D5	18	3.45 BAS	SIC	17				
ISSUE	Α							
REF	14-04	.3						
NOTES	1,2,3							


JEDEC	TITLE:	200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE		0.60 LEAD CENTERS	E	NOV 06	MO224	3 OF 10


		SD	RAM VA	RIATION	S		
		ВА					
SYMBOL	MIN NOM MAX			MIN	NOM	MAX	NOTES
А	31.60	31.75	31.90	31.60	31.75	31.90	
D3	1.80 BASIC			2.	4		
D4	1.50 BASIC			2.40 BASIC			
D5	18	8.45 BAS	SIC	17			
ISSUE	Α						
REF	14-04	3					
NOTES	1,2,3						


		SD	RAM VA	RIATION	S			
	CA							
SYMBOL	MIN NOM MAX		MIN	NOM	MAX	NOTES		
А	29.85	30.00	30.15	29.85	30.00	30.15		
D3	1.	1.80 BASIC			2.70 BASIC			
D4	1.	1.50 BASIC			2.40 BASIC			
D5	18	3.45 BAS	SIC	17				
ISSUE	В							
REF	14-05	9						
NOTES	1,2,3							

JEDEC	TITLE:	200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE		0.60 LEAD CENTERS	E	NOV 06	MO-224	4 OF 10

NON-METALIZATION DEFINITION OUTER LAYERS









DETAIL W (4 PLACES)

JEDEC	TITLE: 200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE	0.60 LEAD CENTERS	E	NOV 06	MO-224	5 OF 10

NON-METALIZATION DEFINITION ALL INNER LAYERS








DETAIL V (4 PLACES)

JEDEC SOUR STATE	TITLE: 200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE	0.60 LEAD CENTERS	Ε	NOV 06	MO-224	6 OF 10

MECHANICAL KEYING: (FRONT VIEWS)



JEDEC	TITLE: 200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE	0.60 LEAD CENTERS	E	NOV 06	MO-224	7 OF 10

NOTES:

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. TOLERANCES ON ALL DIMENSIONS ± 0.15 UNLESS OTHERWISE SPECIFIED.
- 3. ALL DIMENSIONS ARE IN MM.



APPLICATION NOTE:

VARYING THE POSITION OF THE NOTCH IDENTIFIES THE OPERATIONAL VOLTAGE: 2.5 VOLT (XA), 1.8 VOLT (XB).



DIMENSIONS APPLICABLE WHEN COMPONENTS MOUNTED ON BOTH SIDES.



CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.



APPLICATION NOTE:

RECOMMENDED PLATING FOR CONTACT PADS ARE:

- 1) PREFERABLE PLATING: ELECTROLYTIC GOLD PLATING 0.76 MICROMETERS MINIMUM OVER ELECTROLYTIC Ni 2.00 MICROMETERS MINIMUM.
- 2) ALTERNATIVE PLATING: GOLD PLATING 0.05 0.75 MICROMETERS OVER NI 2.00 MICROMETERS MINIMUM MUST USE AN ELECTRONIC CONTACT GRADE CORROSIVE BARRIER LUBRICANT.
- 8

BORDER OF COMPONENT AREA.



THE JC-45.3 COMMITTEE CONTROLS THE INFORMATION IN THIS COLUMN. IT IS SHOWN HERE FOR REFERENCE ONLY, AND IS SUBJECT TO CHANGE.



APPLICATION NOTE:

EDGE OF CONTACT PADS SHALL BE FREE OF BURRS AND EXTERNAL TIE BARS.



THE ADDITION OF THIS BEVEL IS A FABRICATION OPTION AND IS NOT REQUIRED. THE BEVEL AIDS THE INSERTION OF THE MODULE INTO THE CONNECTOR. THE BEVEL IS NOT TO HIT THE PLATED CONTACTS.



12 PATENT CLAIM:

IT HAS BEEN STATED THAT U.S. PATENT NO. 5,227,664 (HELD BY HITACHI) MAY BE RELATED TO CERTAIN IMPLEMENTATIONS OF THIS PACKAGE OUTLINE.

JEDEC STATE	TITLE: 200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE	0.60 LEAD CENTERS	Ε	NOV 06	MO-224	8 OF 10

NOTES:



'METALIZATION' IS DEFINED AS ANY METAL SURFACE THAT HAS A RETURN PATH TO POWER SUPPLY OR GROUND, THROUGH A COMPONENT OR CONDUCTIVE PLANE VCC OR VDD, BLIND OR PLATED THROUGH HOLE (PTH), AS WELL AS NARROW OR WIDE TRACES. ANY SURFACE METALS SUCH AS CONNECTOR PIN IDENTIFICATION, PCB VENDER CODE, ETC. THAT DO NOT HAVE A METALS AS A RETURN PATH ARE ACCEPTABLE.

'NON-METALIZATION' IS DEFINED AS THE OPPOSITE TO 'METALIZATION' AND DOES NOT INCLUDE ANY METAL OR CONDUCTIVE ELEMENTS THAT MAY CAUSE ELECTRICAL SHORT CIRCUIT.

HOWEVER, ANY SURFACE METALS SUCH AS CONNECTOR PIN IDENTIFICATION, PCB VENDOR NAME OR CODE, ETC. THAT DOES NOT HAVE CONDUCTIVE RETURN PATH TO VCC OR VDD IS ACCEPTABLE.

I OLDEC I	TITLE: 200 PIN DDR S.O. DIMM,	ISSUE:	DATE:	ITEM NO.	PAGE:
SOLID STATE PRODUCT OUTLINE	0.60 LEAD CENTERS	Е	NOV 06	MO-224	9 OF 10

Change Record

Initial Issue: A

Date:

If the changes involves any words added or deleted (excluding deletion of accidentally repeated words), the change is included. Punctuation chages may or may not be included.

Item:

			Revision History:				_
Issue: E	Date:	Nov 06		Iter	n: 11.14-	-106E	
L	ocation		Change from:		Change	e to:	
F	age 1		PIN N/2		PIN N-1		
							_
							_
							_
							\dashv
							-
	ocation		Change from:		Change	e to:	7
	00001011		ondingo monni				
							_
							_
	ocation		Change from:		Change	· to·	\neg
	ocation		onango nom.		orrarigo		1
							_
							_
							4
JEDEC STATE PR OUTLINES		COMMIT	EGISTERED OUTLINE TEE AND REFLECTS ECTRONICS INDUSTR'	A PRODUC	CT WITH A	ANTICIPATED U	SAGE IN
		<u> </u>	JESD-30 DESIGNATOR	R ISSUE	DATE	ITEM NO.	PAGE
200 PIN DDR		Λ,					10.05
0.60 LEAD	CENTERS			E	Nov 06	MO-224	10 OF