
Shift Registers: Introduction, Types, Working and Applications

By Odunlade Emmanuel Jan 15, 2018 Parallel Data In Data Out D2 D_3 D3Stage B Stage C PIPO Serial Data In Clock Q_2 Q_2 Q_3 Q4Parallel Data Out Parallel Data Out Parallel Data In D2D3 D_3 D1**PISO** Serial Data Out Stage B Stage C Stage D Shift Registers


What is Shift Register:

Shift Registers are **sequential logic circuits**, capable of storage and transfer of data. They are made up of Flip Flops which are connected in such a way that the output of one flip flop could serve as the input of the other flip-flop, depending on the type of shift registers being created.



D-Flip Flop shift Register

Shift registers are basically a type of register which have the ability to transfer ("shift") data. Registers are generically storage devices which are created by connecting a specific number of flip flops together in series and the amount of data (number of bits) which can be stored by the register is always directly proportional to the number of flip flops, as each flip flop is capable of storing only one bit at a time. When the flip-flops in a register are connected in such a way that the output of one flip flop, becomes the input of the other, a shift register is created.



Flip Flops are devices with an operation similar to that of a **latch**. It can be referred to as a <u>bistable vibrator</u> which can move between two states (0 or 1) and is capable of storing data in bits. New data is read into a flip flop with each clock cycle and the previous data sent at the output. This however depends on the kind of flip flop, as the Input, Output, and clock cycle relationship between flip flops vary. There are different kinds of flip flops, but the most commonly used in the creation of shift registers are the <u>D (Delay)-flip flops</u>.

For the operation of the D flip flops which makes them so desirable for shift registers, Whenever there is a change on the clock of a D flip flop (either rising or falling edge, depending on the specifications of the flip flop). The data at the output "Q" becomes the same data as the one at the input "D". The Output "Q" of the flip flop will stay at that value until the next clock cycle, where it will then change again to the value(High or low, 1 or 0) at the input.

Clock	D	Q	Q'
↓ 0	X	_	-
11	0	0	1
†1	1	1	0
D Flip Flop Truth Table			

Types of Shift Registers


Shift registers are categorized into types majorly by their mode of operation, either serial or parallel.

There are six (6) basic types of shift registers which are listed below although some of them can be further divided based on direction of data flow either shift right or shift left.

- 1. Serial in Serial out Shift Register (SISO)
- 2. Serial In Parallel out shift Register (SIPO)
- 3. Parallel in Parallel out Shift Register (PIPO)
- 4. Parallel in Serial out Shift Register (PISO)
- 5. Bidirectional Shift Registers
- 6. Counters

1. Serial in - Serial out Shift Registers

Serial in – Serial out shift registers are shift registers that streams in data serially (one bit per clock cycle) and streams out data too in the same way, one after the other.



Serial in - Serial out Shift Registers

A simple **serial in – serial Out 4-bit shift register** is shown above, the register consists of 4 flip flops and the breakdown of how it works is explained below;

On startup, the shift register is first cleared, forcing the outputs of all flip flops to zero, the input data is then applied to the input serially, one bit at a time.

There are two basic ways of shifting data out through a shift register;

- 1. Non-destructive Readout
- 2. Destructive Readout

Non-Destructive Readout

Non - Destructive readout based, shift registers always have a *read/write* mode of operation with an extra line added to allow the switch between the read and write operational modes.

When the device is in the "write" operational mode, the shift register shifts each data out one bit at a time behaving exactly like the destructive readout version and data is thus lost, but when the operational mode is switched to "read", data which are shifted out at the input goes back into the system and serve as input to the shift register. This helps ensure that the data stays longer (as long as it stays in read mode)

Destructive Readout

For destructive readouts, the data is completely lost as the flip flop just shifts the information through. Assuming for the 4-bit shift register above, we want to send the word "1101". After clearing the shift register, the output of all the flip flops becomes 0, so during the first clock cycle as we apply this data (1101) serially, the outputs of the flip flops look like the table below.

First clock cycle:

FF0	FF1	FF2	FF3
1	0	0	0

Second clock cycle:

FF0	FF1	FF2	FF3
0	1	0	0

Third Clock Cycle:

FF0	FF1	FF2	FF3
1	0	1	0


Fourth Clock Cycle:

FF0	FF1	FF2	FF3
1	1	0	1

2. Serial in – Parallel out Shift Register

The second type of shift register we will be considering is the Serial in – Parallel out shift register. These types of shift registers are used for the conversion of data from serial to parallel. The data comes in one after the other per clock cycle and can either be shifted and replaced or be **read off at each output**. This means when the data is read in, each read in bit becomes available simultaneously on their respective output line (Q0 – Q3 for the 4-bit shift register shown below).

A 4-bits serial in – Parallel out shift register is illustrated in the Image below.




Serial in - Parallel out Shift Register

A table showing how data gets shifted out of serial in –parallel out 4 bit shift register is shown below, with the data in as 1001.

Clear	FF0	FF1	FF2	FF3
1001	0	0	0	0
	1	0	0	0
	0	1	0	0
	0	0	1	0
	1	0	0	1

A good example of the serial in – parallel out shift register is the 74HC164 shift register, which is an 8-bit shift register.


The device features two serial data inputs (DSA and DSB), eight parallel data outputs (Q0 to Q7). Data is entered serially through DSA or DSB and either input can be used as an active HIGH enable for data entry through the other input. Data is shifted on the LOW-to-HIGH transitions of the clock (CP) input. A LOW on the master reset input (MR) clears the register and forces all outputs LOW, independently of other inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.



74HC164 Functional Diagram

3. Parallel in – Serial out Shift Register

For this type of shift register, the data is supplied in parallel, for example consider the 4-bit shift register shown below.




Parallel in – Serial out Shift Register

This register can be used to store and shift a 4-bit word, with the write/shift (WS) control input controlling the mode of operation of the shift register. When the WS control line is low (Write Mode), data can be written and clocked in via D0 to D3. To shift the data out serially, the WS control line is brought HIGH (Shift mode), the register then shifts the data out on clock input.

A good example of a parallel in – serial out shift register is the 74HC165 8-bit shift register although it can also be operated as a serial in – serial out shift register.


The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and Q7'). When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When PL is HIGH data enters the register serially at DS. When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CE will disable the CP input. Inputs are overvoltage tolerant to 15 V. This enables the device to be used in HIGH-to-LOW level shifting applications.

The functional diagram of the shift register is shown below;




74HC165 Shift Register Functional

The timing diagraphiagrame system is as shown in the image below;



4. Parallel in – Parallel out shift register

For parallel in – parallel out shift register, the output data across the parallel outputs appear simultaneously as the input data is fed in.



4 Bits PIPO Shift Register


The input data at each of the input pins from D0 to D3 are read in at the same time when the device is clocked and at the same time, the data read in from each of the inputs is passed out at the corresponding output (from Q0 to Q3).

The **74HC195** shift register is a multipurpose shift register which is capable of working in most of the modes described by all the types we have discussed so far especially as a parallel in – parallel out shift register.

5. Bidirectional Shift Registers

Shift registers could either perform right or left data shift, or both depending on the kind of shift register and their configuration. In right shift operations, the binary data is divided by two. If this operation is reversed, the binary data gets multiplied by two. With suitable application of combinational logic, a serial shift register can be configured to perform both operation.


Consider the 4-bits register in the image below. A couple of NAND gates are configured as OR gates and are used to control the direction of shift, either right or left.



4-Bits Bidirectional shift register


The control line left/write is used to determine the direction to which data is shifted, either right or left.

The 74HC194 Bi-direction shift register is a good example. The register can operate in all the modes and variations of serial and parallel input or output. The functional diagram of the 74HC194 highlighting the control line, clock, input and output pins is shown below.



74HC194 shift register Functional Diagram

The timing diagram of the device is also shown below. It will better help you understand how the control line controls the actions of the register.



74HC194 Bidirectional shift Register Timing Diagram


6. Counters

Counters, sometimes called rotate shift register are basically shift registers with their outputs fed back into the device as inputs in such a way that it creates a particular pattern. These kinds of registers are referred to as counters because of the pattern and sequence they exhibit.

This most popular type of shift register counters are the ring counters.

Ring Counter

Ring counters are basically a type of counter in which the output of the most significant bit is fed back as an input to the least significant bit. A 4-bit ring counter is illustrated in the diagram below using D flip flops.




4-bit Ring Counter

When the clock pulse is applied, the output of each stage is shifted to the next one, and the cycle keeps going. When clear is turned high, all the flip flops except the first one (which gets set to 1) is reset to zero.

Applications of Shift registers

Shift registers are used in a lot of applications some of which are;

- **1. Parallel to serial conversion**, where they are used to reduce the number of wires, or lines needed for communication between two devices, since serial communication generally require just two wires compared to parallel which depends on the number of bits being sent.
- **2. IO expansion for microcontrollers**. In modern day electronics, microcontrollers IO pins are referred to as real estates and one needs as much as possible for certain application like turning on 100 leds or reading 100 reed switches with something like an Arduino or the Atmeg328p microcontroller. For example, the circuit diagram below illustrates how a serial to parallel shift register can be used to control 8 LEDs, using just three of the microcontrollers IO pins.



Reducing the required MCU's IO pins using a Shift Register

- 3. They are used in state registers which are used in **sequential devices**. Like a finite memory machine, the next state of the device is always determined by shifting and inserting a new data into the previous position.
- 4. One other main application is found in **Time delays**. Shift registers are used for time delay in devices, with the time being adjusted by the clock, or increased by cascading shift registers or reduced by taking the output from a lower significant bit.

The time delay is usually calculated using the formula;

t = N * (1 / fc)

N is the number of flip flop stage at which the output is taken, Fc is the frequency of the clock signal and t which is the value being determined is the amount of time for which the output will be delayed.

When selecting a shift register for a particular task because of the wide range and type its important to select one that matches your particular need, considering things like, the mode of operation, the bit size (number of flip flops), right or left or bidirectional etc.

Some of the most popular shift registers are;

- 1. 74HC 194 4-bit bidirectional universal shift register
- 2. 74HC 198 8-bit bidirectional universal shift register
- 3. 74HC595 Serial-In-Parallel-Out shift register
- 4. 74HC165 Parallel-In-Serial-Out shift register
- 5. IC 74291 4-bit universal shift register, binary up/down counter, synchronous.
- 6. IC 74395 4-bit universal shift register with three-state outputs.
- 7. IC 74498 8-bit bidirectional shift register with parallel inputs and three-state outputs.

- 8. IC 74671 4-bit bidirectional shift register.
- 9. IC 74673 16-bit serial-in serial-out shift register with output storage registers.
- 10. IC 74674 16-bit parallel-in serial-out shift register with three-state outputs.

There are several more, you just have to find which fits your application best.

Thanks for reading, until next time.