

OptiMOSTM3 Power-Transistor

Features

- Very low gate charge for high frequency applications
- Optimized for dc-dc conversion
- N-channel, normal level
- Excellent gate charge x R_{DS(on)} product (FOM)
- Very low on-resistance R_{DS(on)}
- 150 °C operating temperature
- Pb-free lead plating; RoHS compliant
- Qualified according to JEDEC¹⁾ for target application
- Halogen-free according to IEC61249-2-21

Product Summary

| V_{DS} | 100 | V |
|---------------------------|-----|----|
| $R_{\mathrm{DS(on),max}}$ | 7 | mΩ |
| I _D | 90 | Α |

PG-TDSON-8







| SIT | 8 D |
|-----|---------|
| SZ- | ΖD |
| SB | 6 D |
| GA | 5 D |

| Туре | Package | Marking |
|----------------|------------|----------|
| BSC070N10NS3 G | PG-TDSON-8 | 070N10NS |

Maximum ratings, at T_i =25 °C, unless otherwise specified

| Parameter | Symbol | Conditions | Value | Unit |
|-------------------------------------|-------------------------|--|-----------|------|
| Continuous drain current | I _D | T _C =25 °C | 90 | А |
| | | T _C =100 °C | 58 | 1 |
| Pulsed drain current ²⁾ | I _{D,pulse} | T _C =25 °C | 360 |] |
| Avalanche energy, single pulse | E _{AS} | $I_{\rm D} = 50 \text{ A}, R_{\rm GS} = 25 \Omega$ | 160 | mJ |
| Gate source voltage | V_{GS} | | ±20 | V |
| Power dissipation | P_{tot} | T _C =25 °C | 114 | W |
| Operating and storage temperature | $T_{\rm j},T_{\rm stg}$ | | -55 150 | °C |
| IEC climatic category; DIN IEC 68-1 | | | 55/150/56 | |

¹⁾J-STD20 and JESD22

²⁾See figure 3



| Parameter | Symbol | Conditions | Values | | Unit | |
|-------------------------------------|---------------------|--|--------|------|------|-----|
| | | | min. | typ. | max. | |
| Thermal characteristics | | | | | | |
| Thermal resistance, junction - case | R_{thJC} | | - | - | 1.1 | K/W |
| Thermal resistance, | R_{thJA} | minimal footprint | - | - | 62 | |
| junction - ambient | | 6 cm ² cooling area ³⁾ | - | - | 50 | |

Electrical characteristics, at T_i =25 °C, unless otherwise specified

Static characteristics

| Drain-source breakdown voltage | $V_{(BR)DSS}$ | V _{GS} =0 V, I _D =1 mA | 100 | - | - | V |
|---|---------------------|---|------|-----|-----|----|
| Gate threshold voltage | $V_{\rm GS(th)}$ | $V_{\rm DS}=V_{\rm GS}, I_{\rm D}=75~\mu{\rm A}$ | 2 | 2.7 | 3.5 | |
| Zero gate voltage drain current I_{DSS} $V_{DS}=100 \text{ V}, V_{GS}=0 \text{ V}, T_{j}=25 \text{ °C}$ | | 1 | 0.01 | 1 | μΑ | |
| | | V _{DS} =100 V, V _{GS} =0 V, T _j =125 °C | - | 10 | 100 | |
| Gate-source leakage current | I _{GSS} | V _{GS} =20 V, V _{DS} =0 V | 1 | 1 | 100 | nA |
| Drain-source on-state resistance | R _{DS(on)} | V _{GS} =10 V, I _D =50 A | 1 | 6.3 | 7 | mΩ |
| | | V _{GS} =6 V, I _D =25 A | - | 8 | 14 | |
| Gate resistance | R_{G} | | - | 1.5 | - | Ω |
| Transconductance | g_{fs} | $ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 50~{\rm A}$ | 36 | 72 | 1 | s |

 $^{^{3)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm 2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.



| Parameter | Symbol | Conditions | | Values | | Unit |
|---|----------------------|--|------|--------|------|------|
| | | | min. | typ. | max. | |
| Dynamic characteristics | | | | | | |
| Input capacitance | Ciss | | - | 3000 | 4000 | pF |
| Output capacitance | Coss | V _{GS} =0 V, V _{DS} =50 V, f=1 MHz | - | 520 | 690 | |
| Reverse transfer capacitance | Crss | | - | 21 | - | |
| Turn-on delay time | $t_{d(on)}$ | | - | 15 | - | ns |
| Rise time | t _r | V _{DD} =50 V, V _{GS} =10 V, | - | 10 | - | |
| Turn-off delay time | $t_{d(off)}$ | $I_{\rm D}$ =25 A, $R_{\rm G}$ =1.6 Ω | - | 29 | - | |
| Fall time | t_{f} | | - | 8 | - | |
| Gate Charge Characteristics ⁴⁾ | | | | | | Τ_ |
| Gate to source charge | Q _{gs} | | - | 13 | - | nC |
| Gate to drain charge | Q _{gd} | $V_{\rm DD}$ =50 V, $I_{\rm D}$ =25 A, $V_{\rm GS}$ =0 to 10 V | - | 7 | - | |
| Switching charge | Q _{sw} | | - | 12 | - | |
| Gate charge total | Q_g | | - | 42 | 55 | |
| Gate plateau voltage | V_{plateau} | | - | 4.3 | 1 | V |
| Output charge | Q _{oss} | V_{DD} =50 V, V_{GS} =0 V | - | 55 | 73 | nC |
| Reverse Diode | | | | | | |
| Diode continous forward current | Is | T -25 °C | - | - | 90 | А |
| Diode pulse current | I _{S,pulse} | - T _C =25 °C | - | - | 360 | |
| Diode forward voltage | V_{SD} | V _{GS} =0 V, I _F =50 A, T _j =25 °C | - | 1 | 1.2 | V |
| Reverse recovery time | t _{rr} | V _R =50 V, I _F =25 A, | - | 61 | - | ns |
| Reverse recovery charge | Q _{rr} | d <i>i_F</i> /d <i>t</i> =100 A/μs | _ | 112 | _ | nC |

⁴⁾ See figure 16 for gate charge parameter definition




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}})$

100 80 80 40 40 20 0 40 80 120 160 T_c [°C]


2 Drain current



3 Safe operating area

 $I_D=f(V_{DS}); T_C=25 \text{ °C}; D=0$


parameter: t_p



4 Max. transient thermal impedance

 Z_{thJC} =f (t_{p})

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 \text{ °C}$


parameter: V_{GS}



6 Typ. drain-source on resistance

 $R_{DS(on)}$ =f(I_D); T_j =25 °C


parameter: V_{GS}



7 Typ. transfer characteristics


 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$

parameter: T_j



8 Typ. forward transconductance

$$g_{fs}$$
=f(I_D); T_i =25 °C





9 Drain-source on-state resistance


 $R_{DS(on)} = f(T_i); I_D = 50 \text{ A}; V_{GS} = 10 \text{ V}$

16 14 12 10 R_{DS(on)} [mW] 8 6 4 2 60 -20 20 100 -60 140 180 T_j [°C]

10 Typ. gate threshold voltage

 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D




11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$



 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: $T_{\rm j}$







13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω


parameter: $T_{j(start)}$

1 10 100 1000 t_{AV} [μs]

14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =25 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 mA$





16 Gate charge waveforms







Package Outline: PG-TDSON-8










| DIM | MILLIMETERS | | INCHES | | |
|------|-------------|-------|--------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.90 | 1.10 | 0.035 | 0.043 | |
| b | 0.34 | 0.54 | 0.013 | 0.021 | |
| b1 | 0.02 | 0.22 | 0.001 | 0.008 | |
| С | 0.15 | 0.35 | 0.006 | 0.014 | |
| D=D1 | 4.95 | 5.35 | 0.195 | 0.211 | |
| D2 | 4.20 | 4.40 | 0.165 | 0.173 | |
| E | 5.95 | 6.35 | 0.234 | 0.250 | |
| E1 | 5.70 | 6.10 | 0.224 | 0.240 | |
| E2 | 3.40 | 3.80 | 0.134 | 0.150 | |
| е | 1.2 | 27 | 0.050 | | |
| N | 8 | | | 8 | |
| L | 0.45 | 0.65 | 0.018 | 0.026 | |
| | 8.5° | 11.5° | 8.5° | 11.5° | |
| aaa | 0.2 | 25 | 0.010 | | |
| eee | 0.0 |)5 | 0.002 | | |
| F1 | 6.75 | 6.95 | 0.266 | 0.274 | |
| F2 | 4.60 | 4.80 | 0.181 | 0.189 | |
| F3 | 4.36 | 4.56 | 0.172 | 0.180 | |
| F4 | 0.55 | 0.75 | 0.022 | 0.030 | |
| F5 | 0.52 | 0.72 | 0.020 | 0.028 | |
| F6 | 1.10 | 1.30 | 0.043 | 0.051 | |
| F7 | 0.40 | 0.60 | 0.016 | 0.024 | |
| F8 | 0.60 | 0.80 | 0.024 | 0.031 | |
| F9 | 0.53 | 0.73 | 0.021 | 0.029 | |
| F10 | 4.90 | 5.10 | 0.193 | 0.201 | |
| F11 | 0.53 | 0.73 | 0.021 | 0.029 | |

| DOCUMENT NO. Z8B00003332 |
|-----------------------------|
| Z8B00003332 |
| SCALE 0 |
| 0 2.5 5mm |
| EUROPEAN PROJECTION |
| |
| ISSUE DATE |
| 08-03-2007 |
| REVISION 03 |





Dimensions in mm



Published by Infineon Technologies AG 81726 Munich, Germany © 2011 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.