[45] Date of Patent:

Sep. 12, 1989

[54]	POWER EFFICIENT SUSTAIN DRIVERS
	AND ADDRESS DRIVERS FOR PLASMA
	PANEL

[75] Inventors: Larry F. Weber; Kevin W. Warren, both of Champaign, Ill.; Mark B.

Wood, Woods Cross, Utah

[73] Assignee: The Board of Trustees of the University of Illinois, Urbana, Ill.

[21] Appl. No.: 911,396

[22] Filed: Sep. 25, 1986

## [56] References Cited

#### U.S. PATENT DOCUMENTS

4,303,918	12/1981	Reagan et al 315/169.1
4,316,123	2/1982	Kleen et al 315/169.4
		Hardway et al 315/169.4
4,496,879	1/1985	Suste 315/169.4
4,550,274	10/1985	Weber 315/169.4
4,570,159	2/1986	Criscimagna et al 340/778

#### OTHER PUBLICATIONS

H. Tottori, E. Hatabe, F. Isogai and S. Yoshida, "A Driving Circuit for Plasma Display Panels", *Society for Information Display, SID 75 Digest*, vol. 6, pp. 118–119, Apr. 1975.

W. E. Johnson, E. A. Oster and H. J. Hoehn, "Plasma Display/Memory Panel with Integral Drive Circuitry", *Society for Information Display, SID 77 Digest*, vol. 8, pp. 20–21, Apr. 1977.

M. L. Higgins, "A Low-Power Drive Scheme for AC

TFEL Displays", Society for Information Display, SID 85 Digest, vol. 16, pp. 226-228, Apr.-May, 1985.

Primary Examiner—Leo H. Boudreau
Assistant Examiner—Michael Razavi
Attorney, Agent, or Firm—Marshall, O'Toole, Gerstein,

### [57] ABSTRACT

Murray & Bicknell

An improved address driver circuit for plasma panels, particularly useful with an independent sustain and address plasma panel. Address pulse generators for one panel address axis are coupled to MOSFET driver devices and provide pulses of a first polarity; and address pulse generators for the other panel address axis are coupled to similar MOSFET driver devices and provide double pulses of a second polarity. With N-channel open-drain MOSFET drivers on both panel address axes, they only need to be designed to pull low. An improved power efficient sustain driver for plasma panels including an inductor through which the panel capacitance is charged and discharged, and switch means switched when the inductor current is zero, which permits recovery of the energy otherwise lost in driving the panel capacitance. An independent sustain and address plasma panel with such energy efficient address drivers and sustain drivers. The energy efficient sustain driver can be used with plasma display panels, electroluminescent panels and with liquid crystal panels having inherent panel capacitance. An independent sustain and address panel with N-channel MOSFET drivers on one address axis and P-channel MOSFET drivers on the other address axis, with an address pulse generator providing pulses of a first polarity to the N-channel MOSFETS, and another address pulse generator providing pulses of a second polarity to the P-channel MOSFETS.

## 29 Claims, 8 Drawing Sheets




FIG. I





FIG. 2






FIG. 6




FIG.7 SI CI : Vcc RI Ιi Dcl ۷ı PLASMA PANEL S3 Vss DI : Cdi **≹**R3 Css ≹ RdI Vρ SIDE 2 SUSTAIN DRIVER RL Ср S4 **D**2 : C4 Cd2 }R4 ≷Rd2 12 V2 Dc2 S2 **c**2 **≹**R2






FIG.9





 $X_{AP}$ 

FIG.II




FIG. 12




FIG. 13





FIG. 14



# POWER EFFICIENT SUSTAIN DRIVERS AND ADDRESS DRIVERS FOR PLASMA PANEL

This invention relates to plasma panels and to improvements in address driver circuits and sustain driver circuits for plasma display panels, particularly for independent sustain and address plasma display panels.

#### BACKGROUND OF THE INVENTION

Plasma display panels, or gas discharge panels, are well known in the art and, in general, comprise a structure including a pair of substrates respectively supporting thereon column and row electrodes each coated with a dielectric layer such as a glass material and dis- 15 posed in parallel spaced relation to define a gap therebetween in which an ionized gas is sealed. Moreover, the substrates are arranged such that the electrodes are disposed in orthogonal relation to one another thereby defining points of intersection which in turn define discharge cells at which selective discharges may be established to provide a desired storage or display function. It is also known to operate such panels with AC voltages and particularly to provide a write voltage which exceeds the firing voltage at a given discharge point, as defined by a selected column and row electrode, thereby to produce a discharge at a selected cell. The discharge at the selected cell can be continuously "sustained" by applying an alternating sustain voltage 30 (which, by itself is insufficient to initiate a discharge). This technique relies upon the wall charges which are generated on the dielectric layers of the substrates which, in conjunction with the sustain voltage, operate to maintain discharges.

Details of the structure and operation of such gas discharge panels or plasma displays are set forth in U.S. Pat. No. 3,559,190 issued Jan. 26, 1971 to Donald L. Bitzer, et al.

In the past two decades, AC plasma displays have 40 found widespread use due to their excellent optical qualities and flat panel characteristics. These qualities have made plasma displays a leader in the flat-panel display market. However, plasma panels have gained only a small portion of their potential market because of 45 competition from lower cost CRT products.

The expense of the display electronics, not the display itself, is the most significant cost factor in plasma displays. Because of the matrix addressing schemes used, a separate voltage driver is required for each 50 display electrode. Therefore, a typical 512×512 pixel display requires a total of 1024 electronic drivers and connections which add considerable bulk and cost to the final product.

In a co-pending U.S. patent application Ser. No. 55 787,541 filed Oct. 15, 1985, and assigned to the same assignee as herein, there is described an Independent Sustain and Address (ISA) plasma panel. Also, see the publication L. F. Weber and R. C. Younce, "Independent Sustain And Address Technique For The AC 60 Plasma Display", 1986 Society For Information Display International Symposium Conference Record, pp. 220–223, San Diego, May, 1986. The ISA plasma panel technique includes the addition of an independent address electrode between the sustain electrodes. These 65 address electrodes are then connected to the address drivers. The sustain electrodes can be bused together and connected directly to the sustainers.

The ISA plasma panel offers two significant advantages. First, since the address electrodes do not have to deliver the large sustain current to the discharging pixels, the address drivers have low current requirements. This allows lower cost drivers to be used. The second advantage is that only half the number of address drivers are needed since one address electrode can serve the sustain electrode on either side.

Despite the significant advantages afforded by the ISA panel, it is still desired to reduce as much as possible the manufacturing cost of such panels. However, while the ISA panel has enabled a reduction of the address drivers of a typical 512×512 pixel display from 1024 electronic address drivers to only 512 drivers, this is still a significant number of required electronic components. In fact, the plasma panel cost is dominated by the cost of the associated required electronic circuits such as the addressing driver circuits and sustain driver circuits. In addition, it is desired to reduce the amount of energy normally lost in charging and discharging the capacitance of the plasma panel.

It is therefore desired to reduce the cost of plasma panel production by reducing the cost by the associated electronics.

It is also desired to reduce the operational cost of plasma panels.

#### SUMMARY OF THE INVENTION

In accordance with one aspect of the present invention, an improved address driver circuit is provided for the ISA plasma panel. The new driver circuit utilizes open-drain (N-channel or P-channel) MOSFET output structure which can be made at a lower cost compared to the normally used totem-pole drivers. A unique feature of the present invention resides in a technique used to apply the proper positive and negative pulses to the ISA plasma display panel by using identical, low cost N-channel open-drain MOSFET devices. Thus, in contrast with prior plasma panel address driver circuits that must be able to pull high (i.e., drive the plasma panel with a positive pulse) and pull low (i.e., drive the plasma panel with a negative pulse) the unique feature of the present invention enables the N-channel open-drain MOSFET devices only to be designed to pull low.

In accordance with another aspect of the present invention, a power efficient sustainer circuit has been developed for use with flat panels having substantial inherent panel capacitance due to the panel electrodes, such as plasma display panels, electroluminescent panels, liquid crystal displays, etc. The new sustain driver circuit uses inductors in charging and discharging the panel capacitance so as to recover 90% of the energy normally lost in driving the panel capacitance. Accordingly, a plasma panel incorporating a power efficient sustain driver circuit according to the present invention can operate with only 10% of the energy normally required with prior art plasma panel sustaining circuits.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1a, 1b, 1c are schematic representations of switch devices useful in explaining an address circuit driver;

FIG. 2 is a plan view of a plasma panel with opendrain address drivers and sustain drivers in accordance with one aspect of the invention;

FIG. 3 are waveform diagrams useful in understanding the operation of FIG. 2;

FIG. 4 are waveform diagrams showing an expanded view of the section of FIG. 3 labeled 4-4;

FIG. 5 is a schematic circuit diagram showing an ideal model of a new sustain driver according to the invention;

FIG. 6 are waveform diagrams useful in understanding the operation of FIG. 5;

FIG. 7 is a schematic circuit diagram showing a practical circuit model of a new sustain driver according to the invention:

FIG. 8 are waveform diagrams useful in understanding the operation of FIGS. 7 and 9;

FIG. 9 and 9a are schematic circuit diagrams showing a constructed embodiment of a new sustain driver according to the invention:

FIG. 10 is a schematic circuit diagram of a new sustain driver in an integrated circuit design;

FIG. 11 is a schematic circuit diagram of an XAP address pulse driver incorporating energy recovery techniques according to the invention;

FIG. 12 are waveform diagrams useful in understanding the operation of FIG. 11;

FIG. 13 is a schematic circuit diagram of YAP address pulse driver incorporating energy recovery techniques according to the invention; and

FIG. 14 are waveform diagrams useful in understanding the operation of FIG. 13.

#### DETAILED DESCRIPTION OF THE **DRAWINGS**

The present invention will be described in connection with an ISA plasma panel to which has been incorporated a new and improved address driver circuit in accordance with one aspect of this invention, and a new power efficient sustain driver circuit in accordance with 35 another aspect of the present invention. For convenience of description, the first aspect of this invention, i.e., the new and improved address driver circuit will be described followed by the description of the power efficient sustain driver circuit.

## ISA Driver Circuits For Plasma Panels

A major advance of this invention is the simplification of the address circuit drivers. These drivers only need to be designed to pull low. This contrasts with the 45 normal plasma panel circuits that must be able to pull high and pull low. The pull low type driver can be fabricated at considerably lower cost. FIG. 1 shows the basic type of address circuit driver that can be used in this invention. FIG. 1a shows a simple switch in parallel 50 with a diode. The switch is used to apply selective address pulses to the plasma panel depending on the state (open or closed) of the switch. With today's solid state switching technology, this switch usually takes two forms: the MOS Field Effect Transistor (MOS- 55 FET), shown in FIG. 1b and the Bipolar transistor shown in FIG. 1c. Usually there is an inherent parallel diode associated with these transistors so that the diode in parallel with the switch in FIG. 1a should be understood as being included in the circuit model. The exam- 60 ples presented here are for N-channel MOSFETs and npn Bipolar transistors because these are usually the best devices for integration. However, devices of the opposite polarity could be used with the appropriate adjustment in the waveforms and circuits.

FIG. 2 shows a circuit diagram for applying the concepts of this invention to drive the address electrodes in an ISA plasma panel i.e., a plasma display panel having

independent sustain and address electrodes as previously described.

This example uses the N-channel MOSFET devices shown in FIG. 1b, but of course other suitable switches could be used. The basic concept is to connect the drain electrode of each MOSFET to each address electrode of the ISA plasma panel and to then connect all of the sources of the MOSFETs on a given display axis to a common bus. When such MOSFET transistors are integrated, it is very easy to fabricate arrays of these transistors when they have all of the sources connected to a common bus. This arrangement is commonly referred to as the open drain configuration. Note that both the X axis and the Y axis address electrodes in FIG. 2 use N-channel MOSFETs in the open drain configuration. This has the advantage that the same electrical parts can be used for both the X and the Y axis. This allows lowering of circuit costs because normally two distinct parts must be designed, fabricated and stocked. In addition, a single part will be made at twice the volume of that of the systems that require two parts and therefore the higher volume of the single part will result in lower costs. Two parts are normally required because the X and Y axes require different polarity address pulses. In the example shown here, the X axis requires a positive pulse and the Y axis requires negative pulses. A novel feature of this invention is the technique used to apply the proper positive and negative pulses to the ISA plasma display panel address electrodes by using identi-30 cal low cost N-channel open drain MOSFET devices.

FIG. 3 shows the waveforms used to drive the ISA panel. This shows a portion of the video scan of the panel for addressing the eight rows of pixels shown in FIG. 2 in a top to bottom sequence. Other scanning techniques may be used rather than the video scan example illustrated here. Each row of pixels requires two of the 20 microseconds addressing cycles. The top four waveforms show the signals applied by the four sustainers. The phasing of these waveforms selects which of 40 the four pixels surrounding each address cell in FIG. 2 can be addressed during a given addressing cycle. The fundamental periodicity of this phasing is every eight addressing cycles because of the sustain electrode connection technique used in FIG. 2.

Below the sustain waveforms are the signals associated with the address electrodes. The waveforms labeled XAP and YAP are supplied from address pulse generators that are connected to the common bus of the address driver transistors as shown in FIG. 2. These address pulsers generate the special waveforms needed for the address drivers to apply the proper signals to the address electrodes. The XA waveform shows the selective erase signals on the X address electrodes. A high XA level will erase a selected pixel and a low level leaves the pixel on. The YA waveforms for four adjacent Y address electrodes are shown at the bottom of FIG. 3.

#### Y Axis Operation

We will now investigate the details of how the FIG. 2 circuit operates. The Y axis will be examined first since its operation is the simplest. The linear array of open drain transistors have all of their source electrodes connected to a common bus. This bus is connected to a pulse generator called the Y address pulser and labeled YAP. The purpose of this generator is to supply the energy for the address pulses and to determine the shape of the waveforms applied to the selected Y ad-

dress electrodes. Notice that, as shown in FIG. 3, this generator supplies double amplitude negative pulses. For instance, during the address period, a negative pulse needs to be applied to the selected Y address electrodes. During this period, a negative pulse is gener- 5 ated by YAP and this pulse is applied to the source electrode of all of the Y address transistors. Any transistors that are off do not conduct and their associated plasma panel address electrodes remain at virtually the same potential as they were before the generation of the 10 negative pulse. Any transistors that are turned on will conduct and their associated plasma panel address electrodes will be pulsed negative to cause an address operation in the plasma panel. Any number of Y address electrodes could be selectively pulsed negative with this 15 technique, however, in video mode, the Y axis address electrodes are usually pulsed one at a time in a sequential manner that causes the image to be scanned.

Since the address electrodes of an ISA plasma panel can be reasonably modeled as a simple capacitance, the 20 current through the transistors flows predominently during the transitions of the YAP generator. During the negative transition of the YAP generator the conduction current must flow predominantly through the transistor. However, during the positive going transition of 25 the negative address pulse (as it returns to the initial level before the application of the negative pulse), the current can flow through both the MOSFET transistor and also through the body diode that is associated with the transistor. This body diode will of course conduct 30 whether the transistor is in the on or off states. This will allow all of the Y address electrodes to be pulled to the same high level when the YAP generator is at its high level.

#### X Axis Operation

We will now discuss the operation of the X axis circuits shown in FIG. 2. This circuit differs from that of the Y axis because the X axis must be capable of applying a positive pulse as opposed to the negative pulse of 40 the Y axis. Note that just like for the Y axis, the array of N-channel open drain MOSFET transistors has all source electrodes connected to a common bus and this bus is connected to the X address pulse generator labeled as XAP. This XAP generator operates quite dif- 45 ferently from the YAP generator because of the opposite polarity of the output pulse. The shape of the XAP waveform is two short pulses (see FIG. 3 and the expanded view of FIG. 4) used to generate a single longer pulse on the plasma panel address electrodes. The first 50 XAP pulse corresponds to the leading edge of the address electrode pulse and the second XAP pulse corresponds to the trailing edge of the address electrode pulse.

Now we examine the first XAP pulse. It is assumed 55 that all of the address electrodes are initially at the same potential as the XAP generator just before the application of the first pulse. As the XAP generator rises, current flows through all of the body diodes of the MOS-FET transistors. This pulls up all of the X address electrodes to a level that is just one diode drop lower than the XAP generator. This action continues until the XAP generator reaches its first peak. Note that all X address electrodes are pulsed positive at this time regardless of whether they are selected or not.

The selection operation does not occur until the falling edge of the first XAP pulse. During this time, if a positive pulse is to remain on any selected X address

0

electrodes, then the associated MOSFET transistor is turned off. The transistors that are left on will pull their address electrodes down as the first pulse of the XAP generator falls. This action continues until the XAP generator stops falling at the end of the first pulse. At this time, all of the selected address electrodes are at a high voltage level and the unselected address electrodes are at a low level. This situation can continue for a long period until the second XAP pulse. The selected address electrodes are held high by the capacitance of the plasma panel address electrodes to the sustain electrodes. The unselected address electrodes are held at the low voltage of the XAP generator by the MOSFET transistors that are turned on.

The selection pulse can be terminated by turning all of the transistors on while the XAP generator is at the low level. This works but with some undesirable characteristics. First of all, when the selected transistors are turned on, they quickly discharge the voltage of the address electrode. The discharge rate is frequently so fast that a large amount of displacement current flows through the transistors and the plasma panel capacitance. This displacement current can cause a number of problems. First, this current frequently grows and decays at a very fast rate so that large amounts of electrical noise is generated. This noise tends to create problems for other circuits in the system and can easily mistrigger many of the logic gates that are used to control the operations of the plasma panel. A second problem of this large current is the large energy dissipation that occurs in the transistor to discharge the capacitance. This energy dissipation can be enough to burn out the transistors in some cases. It also makes the transistors hot and requires special heat sinking requirements. In 35 addition, the energy lost in heating these transistors cannot be recovered and it increases the power requirements of the power supply and the power consumption of the plasma display system.

All of these problems can be significantly reduced with the following switching technique. Shortly before the X address pulse needs to fall, the XAP generator begins the rise of its second pulse. Recall that the first XAP pulse was used to initiate the address pulse. During the rise of the second pulse, current flows through the body diodes of the MOSFETs associated with the unselected X address electrodes. If the MOSFETs of the unselected transistors are still on, there will also be some conduction through these MOSFETs. This current charges up the unselected address electrodes and causes their voltage to rise. This charging continues until the second X pulse reaches its peak. At this peak, all of the X axis MOSFETs should be turned on. As the second XAP pulse begins to fall, a current flows through all of the X MOSFETs which discharges all of the address electrodes. This discharge action continues until the second X pulse completes its fall to its lowest level. At this point, all of the address electrodes should be at this low XAP voltage. This is the final stage of the addressing operation and all of the X address electrodes will be held at this low voltage level until the next addressing operation.

The write before erase addressing proceeds with the following sequence. FIG. 3 shows that a write pulse is first applied to the YAn+1 electrode which turns on all of the pixels in the two rows on either side of YAn+1. After the completion of this write pulse, four erase pulses are used to selectively erase the pixels in the two rows on either side of YAn. The image is introduced in

the panel through a selective erase by controlling the voltage of the XA address electrodes during the erase operation. The sequence continues by writing the two rows on either side of YAn+2 and then selectively erasing the two rows next to YAn+1. This staggering 5 of the write and erase operation improves panel voltage margins by allowing the written cells to stabilize for at least four cycles before the selective erase operation occurs. Note that the addition of the write operation to the addressing sequence does not require any additional 10 time beyond that already needed for the sustain and selective erase operations. This allows higher update rates.

A key factor that allows the use of low-cost openwaveforms. FIG. 3 shows that the YA address electrodes require selectively applied negative pulses and the XA address electrodes require selectively applied positive pulses. The design of the X and Y address pulser waveforms allows these two polarities with the 20 same N-channel IC design.

In summary of the YA operation first, note that the YAP signal applied to the sources of all of the Y address transistors closely follows the selected YA address electrodes signals. At a given time a selected YA electrode transistor is turned on and all of the other YA transistors are kept off. Thus the negative pulse generated by YAP is transferred to the selected YA address electrode.

A summary of the operation of the XA address electrodes is more complicated. This is shown in the FIG. 4 expanded view of the FIG. 3 waveforms. Note that the XAP waveform shows two short pulses for each XA erase pulse. These pulses define the leading and trailing edges of the XA erase pulse. They have a sine wave 35 shape since in a constructed embodiment of the invention they are generated with an energy recovery circuit similar to the sustain drive circuit described hereinafter. The rise of the first XAP pulse pulls all of the XA address electrodes high through the body diode and con- 40 duction channel of the MOSFET address drivers. At the peak of the first XAP pulse the selected MOSFETs are turned off if the selected pixel is to be erased. The MOSFETs that are left conducting will pull their XA address electrodes low as the first XAP pulse falls low. 45 The selected MOSFETs that are not conducting will remain high by means of the capacitance of the address electrode to the sustain electrodes. This high level on the address electrode causes erasure of the pixel.

The rise of the second XAP pulse pulls all of the 50 non-selected XA address electrodes to the same high level as the selected XA address electrodes. At the peak of the second XAP pulse, all of the X axis address drivers are turned on so that the fall of the second XAP pulse will pull all of the address electrodes to the initial 55 low level.

The above XA address technique successfully places positive pulses on the selected XA address electrodes, however, it is also places two short positive pulses on the non-selected XA address electrodes that correspond 60 to the pulse of XAP. To prevent these two short pulses from causing mis-addressing of the non-selected pixels, the YAP pulse is properly phased as shown in FIG. 4. The YAP pulse falls after the fall of the first XAP pulse and YAP rises before the rise of the second XAP pulse. 65 This prevents the non-selected XA pulses from adding to the selected YA pulse to cause a mis-addressing discharge.

One concern is that when the column drivers are in a high impedance state, the pulses applied to a neighboring electrode in the low impedance state will capacitively couple to the high impedance electrode and cause it to receive the wrong voltage amplitude. This is not a significant problem for two reasons. First, note that in FIG. 2, the address electrodes are shielded from each other by the sustain electrodes. This makes the variations in pulse amplitude, due to address line-to-line coupling, less than 10% of the address pulse amplitude as shown in FIG. 4. The second point is that this 10% variation is not a significant problem because of the excellent address margins of the ISA design.

Standard voltage pulse generators can be used as the drain address drivers is the design of the address pulser 15 XAP and YAP address pulse generators supplying the corresponding waveforms of FIG. 3. Alternatively, the energy recovery technique described hereinafter with respect to the power efficient sustain driver circuit can be used for the XAP and YAP address pulse generators.

### Power Efficient Sustain Drive Circuit

The plasma panel requires a high voltage driver circuit called a sustainer, or sustain driver circuit, which drives all the pixels and dissipates considerable power. As an example, four sustainer drivers XSA, XSB, YSA, YSB are shown in FIG. 2 with the ISA panel.

The following describes a new high-efficiency sustainer that eliminates most of the power dissipation resulting from driving the plasma panel with a conventional sustainer. With this new sustainer, considerable savings can be realized in the overall cost of the plasma panel. The new sustainer can be applied to standard plasma panels, or the new ISA plasma panel, as well as to other types of display panels requiring a panel electrode driver, such as electroluminescent or liquid crystal panels having inherent panel capacitance.

When the plasma panel is used as a display, frequent discharges are made to occur by alternately charging each side of the panel to a critical voltage, which causes repeated gas discharges to occur. This alternating voltage is called the sustain voltage. If a pixel has been driven "ON" by an address driver, the sustainer will maintain the "ON" state of that pixel by repeatedly discharging that pixel cell. If a pixel has been driven "OFF" by an address driver, the voltage across the cell is never high enough to cause a discharge, and the cell remains "OFF".

The sustainer must drive all of the pixels at once; consequently, the capacitance as seen by the sustainer is typically very large. In a 512×512 panel, the total capacitance of all the pixel cells in the panel, Cp, could be

Conventional sustainers drive the panel directly, and thus ½CpV<sub>3</sub>2 is dissipated in the sustainer when the panel is subsequently discharged to ground. In a complete sustain cycle, each side of the panel is charged to V<sub>s</sub> and subsequently discharged to ground. Therefore, a total of  $2CpV_s^2$  is dissipated in a complete sustain cycle. The power dissipation in the sustainer is then 2CpV<sub>5</sub><sup>2</sup>f, where f is the sustain cycle frequency. For Cp=5nF,  $V_s = 100V$ , and f = 50 kHz, the power dissipation in the sustainer, resulting from driving the capacitance of the panel, is 5 W.

If an inductor is placed in series with the panel, then Cp can be charged and discharged through the inductor. Ideally, this would result in zero power dissipation since the inductor would store all of the energy otherwise lost in the output resistance of the sustainer and

transfer it to or from Cp. However, switching devices are needed to control the flow of energy to and from the inductor, as Cp is charged and discharged. The "ON" resistance, output capacitance, and switching transition time are characteristics of these switching devices that can result in significant energy loss. The amount of energy that is actually lost due to these characteristics, and hence the efficiency, is determined largely by how well the circuit is designed to minimize these losses.

In addition to charging and discharging Cp, the sus- 10 tainer must also supply the large gas discharge current for the plasma panel. This current, I, is proportional to the number of pixels that are "ON". The resulting instantaneous power dissipation is I2R, where R is the output resistance of the sustainer. Thus, the power dissipation due to the discharge current is proportional to I2, or the square of the number of pixels that are "ON".

There are two ways to minimize this dissipation. One is to minimize the output resistance of the sustainer by using very low resistance output drivers, and the other 20 is to minimize the number of pixels that are "ON" at any

This invention provides a new sustainer circuit that will recover the energy otherwise lost in charging and discharging the panel capacitance, Cp. The efficiency 25 with which the sustainer recovers this energy is here defined the "recovery" efficiency. When Cp is charged to V<sub>s</sub> and then discharged to zero, the energy that flows into and out of Cp is CpV<sub>s</sub><sup>2</sup>; therefore, the recovery efficiency is defined by

 $Eff = 100x(CpV_s^2-E_{lost})/CpV_s^2$ =  $100x(1-(E_{lost}/CpV_s^2))$  percent

where E<sub>lost</sub> is the energy lost in charging and discharg-

Notice that the recovery efficiency is not the same as the conventional power efficiency, defined in terms of the power delivered to a load, since no power is delivered to the capacitor, Cp; it is simply charged and then discharged. The recovery efficiency is a measure of the energy loss in the sustainer.

A circuit proposed for driving electroluminescent (EL) panels, published in M. L. Higgins, "A Low-power Drive Scheme for AC TFEL Displays", SID International Symposium Digest of Technical Papers, Vol. 16, pp. 226-228, 1985, was tested in the laboratory, but 45 was abandoned since it was not capable of better than 80% energy recovery, and it has undesirable design complexities. A new, very efficient sustain driver was then developed which eliminates the problems inherent in the prior proposed circuit.

First, a circuit model of the new sustain driver circuit will be analyzed to determined the expected recovery efficiency. The reasons why greater than 90% recover efficiency is possible with this new sustain driver will be explained, and several design guidelines will be given. 55 Next, a constructed prototype of the new sustain driver will be discussed.

An ideal sustain driver circuit will be presented first to show the basic operation of the new sustain driver, given ideal components. As would be expected, given 60 ideal components, this circuit has 100% recovery efficiency in charging and discharging a capacitative load. The schematic of the ideal sustain driver circuit is shown in FIG. 5, and in FIG. 6 are shown the output voltage and inductor current waveform expected for 65 states. Again, it is assumed that Vss is stable at Vcc/2. this circuit as the four switches are opened and closed through the four switching states. The operation during these four switching states is explained in detail below,

where it is assumed that prior to State 1, Vss is at Vcc/2 (where Vcc is the sustain power supply voltage), Vp is at zero, S1 and S3 are open, and S2 and S4 are closed. The reason that Vss is at Vcc/2 will be explained, be-

low, after the switching operation is explained:

State 1. To start, S1 closes, S2 opens, and S4 opens. With S1 closed, L and Cp form a series resonant circuit, which has a forcing voltage of Vss=Vcc/2. Vp then rises to Vcc, at which point  $I_L$  is zero, and D1 becomes reverse biased. Alternatively, diode D1 could be eliminated and S1 opened when Vp rises to Vcc (at the point where  $I_L$  is zero).

State 2. S3 is closed to clamp Vp at Vcc and to provide a discharge current path for any "ON" pixels.

State 3. S2 closes, S1 opens, and S3 opens. With S2 closed, L and Cp again form a series resonant circuit, which has a forcing voltage of Vss=Vcc/2. Vp then falls to ground, at which point I<sub>L</sub> is zero, and D2 becomes reverse biased. Alternatively, diode D2 could be eliminated and S2 opened when Vp falls to zero (at the point where  $I_L$  is zero).

State 4. S4 is closed to clamp Vp at ground while an identical driver on the opposite side of the panel drives the opposite side to Vcc and a discharge current then flows in S4 if any pixels are "ON".

It was assumed above that Vss remained stable at Vcc/2 during the above charging and discharging of Cp. The reasons for this can be seen as follows. If Vss were less than Vcc/2, then on the rise of Vp, when S1 is closed, the forcing voltage would be less than Vcc/2. Subsequently, on the fall of Vp, when S2 is closed, the forcing voltage would be greater than Vcc/2. Therefore, on average, current would flow into Css. Conversely, if Vss were greater than Vcc/2, then on average, current would flow out of Css. Thus, the stable voltage at which the net current into Css is zero is Vcc/2. In fact, on power up, as Vcc rises, if the driver is continuously switched through the four states ex-40 plained above, then Vss will rise with Vcc at Vcc/2.

If this were not the case, a regulated power supply would be needed to supply the voltage Vss. This would increase the overall cost of the sustain circuitry and could make this design less desirable.

The energy losses due to the capacitances and resistances inherent in the real devices, i.e., the switching devices, the diodes, and the inductor, can be determined by analysis of a practical circuit model shown in FIG. 7. The switching devices are modeled by an ideal switch, an output capacitor, and a series "ON" resistor. The diodes (except Dc1 and Dc2) are modeled by an ideal diode, a parallel capacitor, and a series resistor, and the inductor is modeled by an ideal inductor and a series resistor.

Dc1 and Dc2 are ideal diodes. They are included to prevent V1 from dropping below ground and V2 from rising above Vcc. As will be shown below, if Dc1 and Dc2 were not included, then the voltages across C1, Cd2, C2, and Cd2 would be higher than otherwise, which would lead to additional energy losses.

The switching sequence of this circuit is the same as that of the ideal model shown in FIG. 5. FIG. 8 shows the voltage levels for Vp, V1, VL, and V2 and the current levels for I<sub>L</sub>, I1, and I2 during the four switching

The recovery efficiency in the practical circuit model of FIG. 7 can be determined below with reference to FIG. 8. For example, the energy losses due to the ca-

10

pacitance of the switching devices (C1 and C2) and the diodes (Cd1 and Cd2) can be determined; then, the energy losses due to the resistances of the switching devices (R1 and R2), the diodes (Rd1 and Rd2), and the inductor (R<sub>L</sub>) can be determined; and finally, the en- 5 ergy loss due to the finite switching time of the switching devices can be determined. In each case, reference can be made to the four switching states, shown in FIG.

pacitances of the switching devices and the diodes, an account is made of all the ½CV2 loss. It is assumed that, initially, S1 and S3 are open, S2 and S4 are closed,  $V_L$ is at ground, and Vss is at Vcc2.

State 1. To start, S1 closes and S4 opens. V1 and  $V_L$  15 then rise to Vss, and the voltages across Cd2 ( $V2-V_L$ ) and across C1 (Vss-V1) both fall from Vss to zero. Thus, C1Vss<sup>2</sup>/2 is dissipated in R1 and Cd2Vss<sup>2</sup>/2 is dissipated in R1, Rd1, and R2. S2 then opens. With S1 a series RLC circuit with a forcing voltage of Vss=Vcc/2. The waveforms are shown in FIG. 8. As IL falls to and crosses zero, then D1 becomes cut off and  $V_L$  begins to rise.

State 2. S3 is closed to clamp Vp at Vcc. (Notice that 25 before S3 closes, Vp has not completely risen to Vcc, due to the damping that was caused by R1, Rd1, and  $R_L$ . Thus, when S3 is closed, Vp is pulled p to Vcc through S3, and a small amount of overshoot could occur if there were stray inductances present in the real 30 circuit. This overshoot is shown in the waveform for Vp in FIG. 8).  $I_L$  then becomes negative as C2 and Cd1  $(V_L-V_1)$  both rise from zero to Vss, at which point Dc2 becomes forward biased and I2 begins to flow. The energy in the inductor, when I2 begins to flow, is then 35  $\frac{1}{2}(C2+Cd1)Vss^2$ . This energy is dissipated in R<sub>L</sub>, Rd2, and R3 as I2 falls to zero.

State 3. After the discharge current for any "ON" pixel cells has been supplied, then S2 closes and S3 opens. V2 and  $V_L$  then fall to Vss, and the voltages 40 across Cd1 (V<sub>L</sub>-V1) and across C2 (V2-Vss) both fall from Vss to zero. Thus, C2Vss<sup>2</sup>/2 is dissipated in R2 and Cd1 Vss<sup>2</sup>/2 is dissipated in R2, Rd2, and R1. S1 then opens. With S2 closed, the series combination of R2, Rd2, R<sub>L</sub>, L, and Cp is a series RLC circuit with a 45 forcing voltage of Vss=Vcc/2. The waveforms are shown in FIG. 8. As  $I_L$  rises to and crosses zero, then D2 becomes cutoff and  $V_L$  begins to fall.

State 4. S4 is closed to clamp Vp at ground. (Notice that before S4 closes, Vp has not completely fallen to 50 ground, due to the damping that was caused by R2, Rd2, and  $R_L$ . Thus, when S4 is closed, Vp is pulled down to ground through S4, and a small amount of undershoot could occur if there were stray inductances present in the real circuit. This undershoot is shown in 55 the waveform for Vp in FIG. 8.) I<sub>L</sub> then becomes positive as CC1 and Cd2 are charged from the inductor. The voltages across C1 (Vss-V1) and across Cd2  $(V2-V_L)$  both rise from zero to Vss, at which point Dc1 becomes forward biased and I1 begins to flow. The 60 energy in the inductor when I1 begins to flow is then  $\frac{1}{2}(C1+Cd2)Vss^2$ . This energy is dissipated in R<sub>L</sub>, Rd1, and R4 as I1 falls to zero.

Thus, it can be determined that the practical circuit model of FIG. 7 results in a power loss of (f) $E_{lost}$ =0.17 65 W, where the sustain frequency is equal to f=50 kHz. By comparison, if there were no energy recovery, then the normal loss from charging and discharging Cp

12

would be (f)CpVcc<sup>2</sup>=2.5 W. The recovery efficiency (as previously defined) of the circuit of FIG. 7 is

 $Eff = 100x(1-(E_{lost}/CpVcc2)) = 93\%$ 

where Cp=5 nF and Vcc=100 V.

In summary, the practical circuit model of FIG. 7 predicts that the new sustain driver will be capable of 93% recovery, assuming that the Q of the inductor is at To find the power dissipation resulting from the ca- 10 least 80 and that the optimum tradeoff between switch output capacitance and "ON" resistance is realized.

The schematic of a constructed prototype sustain driver circuit is shown in FIG. 9, and a complete parts list is given in Table 1.

It was found that the waveforms of the constructed circuit of FIG. 9 correspond almost exactly with the waveforms of FIG. 8 predicted from the circuit model of FIG. 7.

Switches S1, S2, S3, and S4 in FIG. 7 were previclosed, the series combination of R1, Rd1, L, and Cp is 20 ously described as being switched at the appropriate times to control the flow of current to and from Cp. In the prototype circuit of FIG. 9, the power MOSFETs (T1, T2, T3, T4) replace the ideal switches of FIG. 7 and must be switched at the appropriate times by real drivers to control the flow of current to and from Cp. Switching T1 and T2 at the appropriate times requires only that they are switched on the transition of Vi. Thus, only a single driver (Driver 1) is required. Switching T3 and T4 presents a more difficult problem, however, since in addition to being switched on the transition of Vi, they must also be switched whenever the inductor current crosses zero. This could have required that T3 and T4 be controlled with additional inputs to the FIG. 9 circuit if it were not the case that V1 and V2 make voltage transitions whenever Vi makes a transition and shortly after the inductor current crosses zero. Thus, the switching of T3 and T4 is accomplished by using the transitions of V1 and V2 to switch the Drivers (2 and 3) in FIG. 9 at the appropriate times and no additional inputs are required.

> Switching the MOSFETs can be seen with reference to FIG. 9 and the following description. When Vi rises, the output of Driver 1 is switched "LOW" and the gates of T1 and T2 are driven "LOW" through the coupling capacitors,  $C_{g1}$  and  $C_{g2}$ . Thus, T1 is switched "ON", T2 is switched "OFF", and current begins to flow in the inductor to charge Cp. Also, D3 becomes forward biased and D4 is reverse biased. This causes Driver 2 to quickly switch "LOW", thus driving T4 "OFF", while Driver 3 is delayed from switching "LOW" until after Vp has risen. (As will be explained later, R1 and R2 are needed only during initial startup when Vcc power is first applied and before Vss has risen high enough for Drivers 2 and 3 to be switched from the changes in voltage of V1 and V2.)

> Referring back to the end of State 1 in FIG. 8, it can be seen that V2, in FIG. 9 will begin to rise from Vss to Vcc shortly after the inductor current into Cp has fallen to zero, at which time, T3 must be switched "ON" to clamp Vp at Vcc. In FIG. 9, when V2 rises, then the input of Driver 3 also rises, due to the current through the coupling capacitor C4. The output of Driver 3 then switches "LOW", and the gate of T3 is driven "LOW" throughout he coupling capacitor, C<sub>g3</sub>. Thus, T3 is switched "ON" and clamps Vp to Vcc.

> Later, when Vi falls, the output of Driver 1 is switched "HIGH" and the gates of T1 and T2 are driven "HIGH" through the capacitors, Cg1 and Cg2.

Thus, T1 is switched "OFF", T2 is switched "ON", and current begins to flow in the inductor to discharge Cp. Also, D4 becomes forward biased and D3 becomes reverse biased. This causes Driver 3 to quickly switch "HIGH", thus driving T3 "OFF", while Driver 2 is 5 delayed from switching "HIGH" until after Vp has fallen.

When V1 begins to fall from Vss to ground, shortly after the inductor current flowing out of Cp has fallen to Zero (as at the end of State 3 in FIG. 8), then the 10 input of Driver 2 falls because of the coupling capacitor C3. The output of Driver 2 then switches "HIGH", and the gate of T4 is driven "HIGH". Thus, T4 is switched "ON" and clamps Vp to ground.

Notice that an external timing circuit is not needed to 15 determine when to switch T3 and T4 because the switching occurs shortly after the inductor current crosses zero, independent of the rise or fall time of Vp. This leads to simple circuitry that is independent of variations in the inductance (L) or the panel capaci- 20 tance (cp) and is a significant advantage over prior proposed sustain drivers. It also makes it possible to drive the circuit with only one input, so that if the input becomes stuck ("HIGH" or "LOW"), T3 and T4 cannot both be "ON" simultaneously, which would result 25 in the destruction of one or both of the devices.

Another advantage that this circuit has over prior proposed circuits is that T1, D1, T2 and D2 need only be ½ Vcc rather than the full Vcc voltage of prior circuits. Lower voltage switching devices, requiring 30 lower breakdown voltages, are typically less costly to fabricate. This results in a lower parts cost for a discrete sustainer and lower integration costs for an integrated sustainer.

The resistors, R1 and R2 are provided for the case in 35 which Vss is at a very low voltage, such as during initial power up of Vcc. In this case, the voltages V1 and V2 do not change enough to cause the Drivers 2 and 3 to switch. The resistors will cause the Drivers 2 and 3 to switch, after a delay time, which is determined by the value of the resistors and the input capacitance of the

The reason it is necessary to switch the Drivers 2 and 3 during initial power up when Vss is very low, is as follows. In order for Vss to rise, it is first necessary to T3 to switch "ON" and bring Vp up to Vcc. Then, when T2 turns "ON", a current will flow from Cp to Css. If T4 is later switched "ON", thus clamping Vp to flows out of Css will prevent Vss from rising above

be a sustain driver of FIG. 9, and could be used with the Vcc/2, and Vss will begin to stabilize at Vcc/2 after several cycles of charging and discharging Cp. Thus, Vss will not achieve the proper voltage unless T3 and T4 are switched "ON" by the action of R1 and R2 during power up.

The resistor, R3, is provided to discharge the source to gate capacitance of T3 when the supply voltage, Vcc, suddenly rises during power up. Without R3, the source to gate voltage of T3 would rise above threshold, as Vcc rises, and remain there, with T3 "ON", after Vcc has risen. Then, if T4 were switched "ON", a substantial current would flow through T3 and t4 and possibly destroy one or both of the devices.

TABLE 1

Part			
Name	Number	Description	Manufacturer
T1	IRF9530	p-channel power MOSFET	Inter. React.

TABLE 1-continued

Part			
Name	Number	Description	Manufacturer
T2	IRF510	n-channel power MOSFET	Inter. React.
T3	IRF9530	p-channel power MOSFET	Inter. React.
T4	IRF510	n-channel power MOSFET	Inter. React.
D1	11DQ05	power schottky diode	Inter. React.
D2	11DQ05	power schottky diode	Inter. React.
D3	IN3070	high voltage diode	Texas Instru.
D4	IN3070	high voltage diode	Texas Instru.
Dc1	IN3070	high voltage diode	Texas Instru.
Dc2	IN3070	high voltage diode	Texas Instru.
INV	MM74CO4	CMOS inverter	Nat. Semicon.
Td1	MPS6531	NPN transistor	Motor. Semicon.
Td2	MPS6534	PNP transistor	Motor. Semicon.
L	_	2 μH air coil	J. W. Miller
Cp	_	5 nF silver mica cap	_
Css		1 μF/ 50 volt cap	
C3	_ *	10 pF silver mica cap	
C4	_	10 pF silver mica cap	_
Cg1		.01 μF/ 100 volt cap	
Cg2		.01 μF/ 100 volt cap	
Cg3		.01 μF/ 100 volt cap	_
R1	_	100K ohm 2 watt	_
R2	_	100K ohm 1 watt	_
R3		33K ohm ½ watt	

(All zener diodes shown are 12 volt).

In an experimental setup for measuring the efficiency of the prototype circuit in FIG. 9, the supply voltage (Vcc) and the supply current were accurately measured while the circuit was driving a 5 nF capacitor load (Cp). The load was driven at a frequency of f = 50 kHz, with the supply voltage at 100 V. Thus, the normal power dissipation expected in this case was

P<sub>lost</sub>=(energy lost to charge Cp+energy lost to discharge Cp)xf =  $(\frac{1}{2}$ CpVcc<sup>2</sup>+ $\frac{1}{2}$ CpVcc<sup>2</sup>)xf=2.5 W.

The measured supply current for the FIG. 9 circuit was 2.0 mA, so the actual power drawn from the supply and dissipated in the driver was 0.2 W. Thus, this circuit recovered all but 0.2 W of the normally lost power. The previously defined recovery efficiency is therefore 92%.

By comparison, the recovery efficiency predicted by analysis of the circuit model of FIG. 7 is 93%. This is an indication that the most significant sources of power loss in the real circuit of FIG. 9 have been accurately accounted for in the model of FIG. 7, and the model is a valid representation of the real circuit.

The sustain driver of FIG. 9 can be used on each side of an ISA plasma panel. As an example, each of the sustain drivers XSA, XSB, YSA, YSB, in FIG. 2 could nection with FIGS. 1-4.

After testing two sustain drivers (each as shown in FIG. 9) with capacitor loads, one sustain driver was connected to each side of a 512×512 ac plasma display panel. It was found that these sustain drivers could drive the panel with 90% recovery efficiency when no pixels were "ON", and that with all of the pixels "ON", the dissipation was still low enough that heat sinks were not necessary. With all of the pixels "ON", the power dissipation in T1 and T2 did not change, but the power dissipation in T3 and T4 increased due to the I2R losses resulting from the flow of discharge current. This power dissipation can be lowered by using lower "ON" 65 resistance devices for T3 and T4.

In testing the prototype sustain driver circuit of FIG. 9, it was found that this circuit continued to charge and discharge the panel at the sustain frequency with high

recovery efficiency, regardless of large variations in the panel capacitance or in the inductance of the coil. This is a distinct advantage over prior proposed sustain driver circuits.

15

It may be possible to substitute bipolar power transistors for the power MOSFETs, T1 and T2 in FIG. 9 in a suitably designed circuit. Also, since the power dissipation and, hence, the cooling requirements have been significantly reduced in the sustain driver circuit of FIG. 9, if all of the sustainer electrodes can be economically integrated onto a single silicon chip, then the complete sustainer can be packaged into a single case with one heat sink.

With reference to FIG. 10, there is illustrated an integrated, power efficient sustain driver circuit accord- 15 ing to the invention that does not require resistors or capacitors. In the circuit of FIG. 10, T1 and T2 are driven directly by the Level Shifter, T3 is driven directly from the CMOS Driver Dr1, and T4 is driven directly from the CMOS driver Dr2. If Css1, Css2 and 20 the inductor are excluded from integration, then the integrated circuit is made up entirely of active components. Thus, the silicon area required is minimized.

The operation of this circuit is basically the same as the circuit of FIG. 9. As before, T1 and T2 charge and 25 discharge Cp via L, and T3 and T4 clamp Vp at Vcc and ground, respectively. The difference is in the gate drive circuits Dr1, Dr2, and the Level Shifter, and in the addition of Css1.

Css1 and Css2 form a voltage divider where 30 Cssl=Css2. Thus, at power up, when Vcc begins to rise, Vss will rise at Vcc/2. Later, when Vss has risen above the threshold hold level of the MOSFETs, then Vss will be held at Vcc/2.

The Level Shifter is a set-reset latch, with its output 35 at either Vcc or ground. When Vi switches "HIGH", the output of the Level Shifter drops to ground and forces —Vss across the gate to source of both T1 and T2. This turns T1 "ON" and T2 "OFF". The input to Dr2 is then forced to Vss, the output of Dr2 drops to 40 ground, and T4 is turned "OFF". Later, when  $I_L$  falls to zero and then reverses, the input to Dr1 rises from Vss to Vcc, the gate of T3 is then pulled down by Dr1 to Vss, and T3 turns "ON". Thus, Vp is driven to Vcc when Vi switches "HIGH".

When Vi switches "LOW", the output of the Level Shifter rises to Vcc and forces Vss across the gate to source of both T1 and T2. This turns T1 "OFF" and T2 "ON". The input to Dr1 is then forced to Vss, the output of Dr1 rises to Vcc and T3 is turned "OFF". Later 50 when I<sub>L</sub> falls to zero and then reverses, the input to Dr2 falls from Vss to ground. The gate of T4 is then driven up by Dr2 to Vss, and T4 turns "ON".

The XAP and YAP address pulse generators may also be designed with the energy recovery technique 55 previously described in connection with the sustain driver circuit. As an example, reference may be made to FIGS. 11-14. FIG. 11 illustrates an XAP address pulse generator connected to the panel electrodes at the output terminal. FIG. 12 illustrates the output voltage and 60 inductor current waveforms (similar to FIGS. 5 and 6 with respect to the sustain driver) as switches S1 and S4 are opened and closed through the switching states. The output voltage waveform in FIG. 12 is a positive double pulse conforming to the desired XAP waveforms of 65 vice. FIGS. 3 and 4. Notice that switch S2 of FIG. 5 has been eliminated in the XAP generator of FIG. 11 since diode D3 replaces diode D2 and S2 in FIGS. 5 and 6.

FIG. 13 illustrates YAP generator and FIG. 14 illustrates the corresponding waveforms in the switching states. Capacitor CD and the output capacitance connected to the output terminal function as a voltage divider of voltage Vcc supplied to the circuit. When a Write Pulse is required (See FIG. 14), switch S5 is closed to short capacitor  $C_D$  to provide the full amplitude Write Pulse to the panel. If an Erase Pulse is required, switch S5 is opened to provide the reduced amplitude Erase Pulse to the panel.

If desired, an ISA panel can be provided with N-channel MOSFET address drivers on one axis and P-channel MOSFET address drivers on the other axis, using techniques similar to the YAP and XAP address driver circuit techniques previously described. For example, a YAP address pulse generator with an N-channel MOSFET driver could be used with negative pulse similar to the negative pulses of the YAP pulses in FIG. 3. For the XAP address pulse generator a P-channel MOSFET driver could be used with a positive going single pulse having a pulse width equal to the width between the two double XAP pulses shown in the expanded view of FIG. 4.

The foregoing detailed description has been given for clearness of understanding only, and no unnecessary limitations should be understood therefrom, as modifications will be obvious to those skilled in the art.

We claim:

- 1. An independent sustain and address ac plasma panel comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;
  - a plurality of Y dimension sustain electrodes, each said Y address electrode positioned between and adjacent to at least two sustain electrodes;
  - address means for applying a signal to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;
  - sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;
  - said address means including a respective switching device connected to each of said X and Y dimension address electrodes; first address generator means coupled to each switching device associated with one of said dimension address electrodes for providing pulses of a first polarity; and second address generator means coupled to each switching device associated with the other of said dimension address electrodes for providing two consecutive pulses of a second polarity, the pulse width of the first polarity pulse being substantially equal to the width between the two consecutive second polarity pulses.
- 2. An independent sustain and address ac plasma panel according to claim 1, wherein each of said switching devices is an open-drain, n-channel MOSFET device.
- 3. An independent sustain and address ac plasma panel according to claim 2, wherein said first address generator means provides pulses of negative polarity,

65

17

and said second address generator means provides two consecutive pulses of positive polarity.

- 4. An independent sustain and address ac plasma panel according to claim 2, wherein said first address generator means provides pulses of at least two different 5 amplitude levels, one amplitude level for writing information into the panel and the other amplitude level for erasing information from the panel.
- 5. An ac plasma panel having panel capacitance and comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;
  - address means for applying a signal to selected X and Y address electrodes to discharge at least one selected address cell associated with said selected electrode and create wall charges at said selected cell;
  - sustain means for subsequently energizing said address electrodes, which energization in combination with said wall charges at said selected cell discharges said cell, said sustain means including,

an inductor for charging and discharging said panel capacitance during driving of said panel electrodes; first switch means remaining closed to enable said 25

first switch means remaining closed to enable said panel capacitance to charge through said inductor and responsive to said panel capacitance being substantially fully charged to open and thereby discontinue further charging; and

second switch means remaining closed to enable said panel capacitance to discharge through said inductor and responsive to said panel capacitance being substantially fully discharged to open.

6. An ac plasma panel according to claim 5, wherein 35 said first and second switch means each includes a MOSFET device.

- 7. An ac plasma panel according to claim 6, wherein said first and second switch means further includes a diode.
- 8. An ac plasma panel according to claim 7, wherein said diode in the first switch means is forward biased until the panel capacitance if fully charged and then is reverse biased to discontinue said panel capacitance charging.
- 9. An ac plasma panel according to claim 7, wherein said diode in the second switch means is forward biased while the panel capacitance is being discharged and then is reverse biased in response to the panel capacitance being fully discharged.
- 10. An ac plasma panel according to claim 5, wherein said sustain means includes third switch means connected to said inductor and said plasma panel and being selectively actuated during gas discharge of said panel.
- 11. An ac plasma panel according to claim 10, 55 wherein said third switch means includes one switch means connected between one terminal of the sustain power supply and the panel, and another switch means connected between the other terminal of the sustain power supply and the panel.
- 12. An independent sustain and address ac plasma panel comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;
  - a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;

18

address means for applying a signal to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;

said address means including a respective MOSFET device connected to each of said X and Y dimension address electrodes; first address generator means coupled to each MOSFET device associated with one of said dimension address electrodes for providing pulses of a fist plurality; and second address generator means coupled to each MOSFET device associated with the other of said dimension address electrodes for providing two consecutive pulses of a second polarity, the pulses width of the first polarity pulse being substantially equal to the width between the two consecutive second polarity pulses; and

said sustain means including an inductor coupled to said sustain electrodes for charging and discharging said panel capacitance during panel information sustaining; first switch means coupled to said inductor to enable said panel capacitance to charge through said inductor and responsive to said panel capacitance being substantially fully charged to switch open and thereby discontinue further charging; and second switch means coupled to said inductor and switched closed to enable said panel capacitance to discharge through said inductor and responsive to said panel capacitance being fully substantially discharged to switch open.

13. An independent sustain and address ac plasma panel according to claim 12, wherein said sustain means includes third switch means connected to said inductor an said plasma panel and being selectively actuated during gas discharge of said panel.

14. An independent sustain and address ac plasma panel comprising:

a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;

 a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;

address means for applying a signal to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;

said address means including a respective N-channel MOSFET device connected to each of said Y dimension address electrodes; a respective P-channel MOSFET device connected to each of said X dimension address electrodes; first address generator means coupled to each MOSFET device associated with one of said dimension address electrodes

for providing pulses of a first polarity; and second address generator means coupled to each MOS-FET device associated with the other of said dimension address electrodes for providing two consecutive pulses of a second polarity, the pulse 5 width of the first polarity pulse being substantially equal to the width between the two consecutive second polarity pulses.

15. An independent sustain and address ac plasma panel comprising:

- a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells:
- a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and 15 adjacent to at least two sustain electrodes;
- address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with 25 said residual wall voltages selectively affects the discharge state of one or more said discharge sites;

said address means including a respective switching device connected to each of said X and Y dimension electrodes; first and second address generator 30 means providing said addressing signal in the form of pulses during said addressing cycle;

said first address generator means coupled to each switching device associated with one of said dimension address electrodes for applying a high 35 level pulse of one polarity to at least one of said dimension address electrodes;

said address means further including means for selecting whether to maintain the high level of one polarity at said one dimension address electrode or to 40 bring the electrode to a low level of said one polarity in accordance with desired information to be entered into the plasma panel; and

said second address generator means coupled to each switching device associated with the other of said 45 dimension address electrodes for applying a high level pulse of opposite polarity to at least one of said other dimension address electrodes after a high level of one polarity has been selected at said address electrode of said one dimension address electrodes, for discharging the defined address cell and entering the desired information into the plasma panel.

16. An independent sustain and address ac plasma panel according to claim 15, wherein each of said 55 switching devices is an identical semiconductor device.

- 17. An independent sustain and address ac plasma panel according to claim 16 wherein each of said switching devices is a MOSFET device.
- 18. An independent sustain and address ac plasma 60 panel according to claim 16, wherein said first address generator means provides said high level pulse of positive polarity, and said second address generator means provides said high level pulse of negative polarity.
- 19. An independent sustain and address ac plasma 65 panel according to claim 16, wherein said second address generator means provides pulses of at least two different amplitude levels, one amplitude level for writ-

ing information into the panel and the other amplitude level for erasing information from the panel.

- 20. An independent sustain and address ac plasma panel comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;
  - a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;
  - address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;

- said address means including a respective switching device connected to each of said X and Y dimension address electrodes; first and second address generator means providing said addressing signal in the form of pulses during said addressing cycle; said first address generator means coupled to each switching device associated with one of said dimension address electrodes for providing a pulse of a first polarity; said second address generator means coupled to each switching device associated with the other of said dimension address electrodes for providing a pulse of a second polarity which begins and ends before the start of said pulse of a first polarity.
- 21. An independent sustain and address ac plasma panel comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;
  - a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;
  - address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;
  - sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;
  - said address means including a respective switching device connected to each of said X and Y dimension electrodes; first and second address generator means providing said addressing signal in the form of pulses during said addressing cycle;
  - said first address generator means coupled to each switching device associated with one of said dimension address electrodes for applying a high level pulse of one polarity to at least one of said dimension address electrodes;
  - said address means further including means for selecting whether to maintain the high level of one polarity at said one dimension address electrode or to bring the electrode to a low level of said one polar-

ity in accordance with desired information to be entered into the plasma panel;

said second address generator means coupled to each switching device associated with the other of said dimension address electrodes for applying a high 5 level pulse of opposite polarity to at least one of said other dimension address electrodes after a high level of one polarity has been selected at said address electrode of said one dimension address electrodes, for discharging the defined address cell and 10 entering the desired information into the plasma panel; and

said first address generator means including means for applying a second high level pulse of said one polarity to said address electrode of said one dimension array after the end of said high level pulse of opposite polarity for enabling the controllable discharging of said address electrode from said high level to said low level of said one polarity.

22. An independent sustain and address ac plasma 20 panel according to claim 21, wherein each of said switching devices is an identical semiconductor device.

23. An independent sustain and address ac plasma panel according to claim 22 wherein each of said switching devices is a MOSFET device.

24. An independent sustain and address ac plasma panel according to claim 22, wherein said first address generator means provides said first and second high level pulses of positive polarity, and said second address generator means provides said high level pulse of negative polarity.

25. An independent sustain and address ac plasma panel according to claim 22, wherein said second address generator means provides pulses of at least two different amplitude levels, one amplitude level for writing information into the panel and the other amplitude level for erasing information from the panel.

26. An independent sustain and address ac plasma panel comprising:

 a plurality of X and Y dimension address electrodes, 40 intersections between said address electrodes defining address cells;

a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;

address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with 50 said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the 55 discharge state of one or more said discharge sites;

said address means including a respective switching device connected to each of said X and Y dimension address electrodes; first and second address generator means providing said addressing signal 60 in the form of pulses during said addressing cycle; said first address generator means coupled to each switching device associated with one of said dimension address electrodes for providing a pulse of a first polarity; said second address generator 65 means coupled to each switching device associated with the other of said dimension address electrodes for providing a first pulse of a second polarity

which begins and ends before the start of said pulse of a first polarity, and for providing a second pulse of said polarity which begins after the end of said pulse of a first polarity.

27. An independent sustain and address ac plasma panel comprising:

 a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;

a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;

address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge sate of one or more said discharge sites;

said address means including, means for charging an address electrode of one said X or Y dimension address electrodes to a high level of one polarity;

means for selecting whether to maintain the high level of one polarity at said address electrode or to bring the electrode to a low level of said one polarity in accordance with desired information to be entered into the plasma panel; and

means for applying a high level pulse of opposite polarity to a respective address electrode of the other said X or Y dimension address electrodes after a high level of one polarity has been selected at said address electrode of said one X or Y dimension address electrodes for discharging said one address cell and entering the desired information into the plasma panel.

28. An independent sustain and address ac plasma panel comprising:

 a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;

 a plurality of Y dimension sustain electrodes; each said Y address electrode positioned between and adjacent to at least two sustain electrodes;

address means for applying an addressing cycle to selected X and Y address electrodes to discharge at least one address cell, the plasma created by said discharge depositing residual wall charges at discharge sites associated with said two sustain electrodes in dependence upon the voltage existing at said discharge sites;

sustain means for subsequently energizing said sustain electrodes which energization in combination with said residual wall voltages selectively affects the discharge state of one or more said discharge sites;

said address means including, means for charging an address electrode of one said X or Y dimension address electrodes to a high level of one polarity;

means for selecting whether to maintain the high level of one polarity at said address electrode or to bring the electrode to a low level of said one polarity in accordance with desired information to be entered into the plasma panel;

means for applying a high level pulse of opposite polarity to a respective address electrode of the other said X or Y dimension address electrodes after a high level of one polarity has been selected at said address electrode of said one X or Y dimension address electrodes for discharging said one 5 address cell and entering the desired information into the plasma panel; and

means for enabling controllable discharging of said address electrode from said high level to said low 10

level of said one polarity after entering said desired information into the plasma panel.

29. An independent sustain and address ac plasma panel according to claim 28, wherein said means for enabling controllable discharging of said address electrode includes means for applying a high level pulse of said one polarity to said address electrode of said one X or Y dimension address electrodes after the end of said high level pulse of opposite polarity.

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 4,866,349

: September 12, 1989

INVENTOR(S): LARRY F. WEBER, ET AL.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Col. 12, line 4,

change "Eff = 
$$100x(1-(E_{lost}/CpVcc2))$$
 =  $93%$ "  
to  $--Eff = 100x(1-(E_{lost}CpVcc^2))$  =  $93%--$ .

Col. 14, line 34,

change "= 
$$(1/2\text{CpVcc}^2 + 1/2\text{CpVcc}^2) \times f = 2.5\text{W}$$
."  
to -- $(1/2\text{CpVcc}^2 + 1/2\text{CpVcc}^2) \times f = 2.5\text{W}$ .--.

Col. 15, line 33,

delete the word "hold".

Col. 16, line 3,

Col. 18, line 21,

change "the pulses width"

Signed and Sealed this

Thirteenth Day of August, 1991

Attest:

HARRY F. MANBECK, JR.

Attesting Officer

Commissioner of Patents and Trademarks



US004866349C1

## (12) EX PARTE REEXAMINATION CERTIFICATE (5796th)

## **United States Patent**

Weber et al. (45) Certificate Issued: Jul. 3, 2007

### (54) POWER EFFICIENT SUSTAIN DRIVERS AND ADDRESS DRIVERS FOR PLASMA PANEL

(75) Inventors: Larry F. Weber, Champaign, IL (US);

Kevin W. Warren, Champaign, IL (US); Mark B. Wood, Woods Cross,

UT (US)

(73) Assignee: The Board of Trustees of the

University of Illinois, Urbana, IL (US)

#### **Reexamination Request:**

No. 90/006,395, Oct. 11, 2002 No. 90/006,609, Apr. 18, 2003

#### Reexamination Certificate for:

Patent No.: 4,866,349
Issued: Sep. 12, 1989
Appl. No.: 06/911,396
Filed: Sep. 25, 1986

Certificate of Correction issued Aug. 13, 1991.

(51) Int. Cl. *H05B 37/00* (2006.01)

## (56) References Cited

### U.S. PATENT DOCUMENTS

3,343,128	A	9/1967	Rogers
3,559,190	Α	1/1971	Bitzer et al.
3,601,531	A	8/1971	Bitzer et al.
3,601,532	Α	8/1971	Bitzer et al.
3,626,244	A	12/1971	Holz
3,654,388	A	4/1972	Slottow et al.
3,654,537	A	4/1972	Coffey

(Continued)

## FOREIGN PATENT DOCUMENTS

US 4.866.349 C1

EP 2-0 044 182 1/1982 EP 2-0 071 260 2/1983

(10) **Number:** 

(Continued)

#### OTHER PUBLICATIONS


University of Illinois' Nonconfidential Appeal Brief; dated Jun. 24, 2005; 94 pages.

(Continued)

Primary Examiner—David Vu

(57) ABSTRACT

An improved address driver circuit for plasma panels, particularly useful with an independent sustain and address plasma panel. Address pulse generators for one panel address axis are coupled to MOSFET driver devices and provide pulses of a first polarity; and address pulse generators for the other panel address axis are coupled to similar MOSFET driver devices and provide double pulses of a second polarity. With N-channel open-drain MOSFET drivers on both panel address axes, they only need to be designed to pull low. An improved power efficient sustain driver for plasma panels including an inductor through which the panel capacitance is charged and discharged, and switch means switched when the inductor current is zero, which permits recovery of the energy otherwise lost in driving the panel capacitance. An independent sustain and address plasma panel with such energy efficient address drivers and sustain drivers. The energy efficient sustain driver can be used with plasma display panels, electroluminescent panels and with liquid crystal panels having inherent panel capacitance. An independent sustain and address panel with N-channel MOSFET drivers on one address axis and P-channel MOS-FET drivers on the other address axis, with an address pulse generator providing pulses of a first polarity to the N-channel MOSFETS, and another address pulse generator providing pulses of a second polarity to the P-channel MOSFETS.



	U.S.	PATENT	DOCUMENTS		4,595,920 A			Runyan
2 650 100		4/1072	Callynni		4,635,052 A			Aoike et al.
3,659,190			Galluppi		4,682,233 A			
3,702,434 3,749,977		11/1972 7/1973			4,684,849 A			Otsuka et al.
3,771,040			Fletcher et al.		4,707,692 A			Higgins et al.
3,777,182		12/1973			4,728,864 A			
3,777,182		12/1973			4,733,228 A			Flegal
3,780,339		12/1973			4,737,687 A			Shinoda et al.
3,786,485		1/1974			4,772,884 <i>A</i>			Weber et al.
3,821,596		6/1974			4,855,891 <i>A</i> 4,855,892 <i>A</i>			Lower
3,821,599	Α	6/1974			4,900,987 A			Otsuka et al.
3,821,606		6/1974	Buozynski		4,924,218 A			Weber et al.
3,833,833	Α	9/1974	Nelson		5,089,755 A			Wilber
3,836,838	A	9/1974	Homer et al.					
3,859,560		1/1975			FOR	EIGN PAT	E	NT DOCUMENTS
3,869,644			Yano et al.	EP	0	078 648		5/1983
3,890,562		6/1975		JР		18-29363		4/1973
3,914,617		10/1975		JP		51-71730		6/1976
3,924,172			Gregorich	JP		51-77027		7/1976
3,931,528			Farnsworth et al. Kalmanash et al.	JР		1-115734		10/1976
3,935,529 3,953,785			Bell, Jr.	JP		52-95156		8/1977
3,967,157			Hada et al.	JP		5-113237		9/1980
3,987,337			Nishida et al.	JP	5	8-53344		1/1983
3,991,416			Byles et al.	JP	5	8-53344		11/1983
4,021,607			Amano	JP	59	0-137992		8/1984
4,024,429	Α	5/1977				OTHER R	тт	BLICATIONS
4,070,663		1/1978	Kanatani et al.			OTHER P	UI	DEICATIONS
4,073,003	A	2/1978	Chambers	Fiiits	u's Noncoi	nfidential (	Oρ	position Brief; dated Sep. 7,
4,073,004			Chambers et al.		; 73 pages.			, , ,
4,091,309		5/1978				trate Judge	Jc	oseph C. Spero in Competitive
4,092,566			Chambers et al.					dated Jul. 1, 2004 (42 pages).
4,099,097			Schermerhorn et al.					ingement and Validity Disclo-
4,100,535			Bitzer et al.					(Sep. 18, 2003).
4,122,514		10/1978						Dr. L. Britzer; Case No.
4,131,939 4,140,944		12/1978 2/1979	-					DI. L. BIItzer, Case No.
4,143,297			Fischer		01673 (De			:- C:1 D1: M-4:
4,176,392			Cronin et al.					is Silzars Regarding Motions
4,180,762		12/1979				uagment;	Ca	se No. C02–01673 (Jan. 15,
4,189,729			Baker et al.	2004	,	C T11:	_	D. 6. 1 G
4,203,055		5/1980	Chambers et al.					oposition to Defendants' Con-
4,227,123	A	10/1980	Dietz					ry Judgment of Invalidity and
4,238,793			Hochstrate					of the '400 Patent; Case No.
4,245,285		1/1981			-01673 (Fel			
4,253,049			Frame et al.					S/O Motions for SJ of Invali-
4,253,097			Hochstrate					of Claims in the '400 Patent;
4,254,362			Tulleners		No. C02–0			
4,268,898 4,277,728			Brown Stevens	Decl.	of Karl J. I	Kramer I/S	/O	Reply I/S/O Motions for SJ of
4,286,314			Molynegux-Berry	Inval	idity and l	Non–Infrin	ige	ment of Claims of the '400
4,300,090		11/1981		Pater	it; Case No	. C02-016	73	(Feb. 26, 2004).
4,303,918			Reagan et al.	Futji	su's Motio	ns for Sum	ıma	ary Judgment of Invalidity and
4,316,123			Kleen et al.					of the '400 Patent; Case No.
4,333,138		6/1982			-01673 (Ap			*
4,347,509			Hardway et al.					for Summary Judgment of
4,349,816	Α	9/1982	Miller et al.					ment of Claims of the '400
4,392,084		7/1983	Rebeschi et al.					(Apr. 20, 2004).
4,405,889			Overstreet et al.					Discharge Mechanism with
4,405,975			Overstreet et al.					Panels". IEEE & SID 1980
4,446,513		5/1984						
4,485,379			Kinoshita et al.		_	y Kesearc	п '	Conference, pp. 72–78, Oct.
4,492,957 4,496,879		1/1985	Marentic	1980		C.E.		D-4 A1 02102600.2
4,523,189			Takahara et al.					pean Pat. Appln. 93103698.2,
4,523,189			Kindlmann					Weber, et al.
4,550,274		10/1985						ne–Domain Analysis Addison
4,553,039		11/1985			ey", Linear			
4,570,159			Criscimagna et al.					Circuits: A Unified Treatment
4,574,280		3/1986	_				Tı	ransistors, Second Edition",
4,574,342	. A	3/1986	Runyan	McG	raw–Hill, 1	.964.		

Millman, et al., "Pulse, Digital and Switching Waveforms: Devices and Circuits for Their Generation and Processing", pp. 262–305; pp. 745–794, McGraw–Hill, 1965.

Bitzer, et al., "Progress Report for Sep. 1967 Through Feb. 1968. 9. Plasma Display", pp. 171–184, Coordinated Science Laboratory University of Illinois Archives (PLATO–CERL).

R.H. Wilson, "The Plasma Display", Information Display, pp. 39–44, Nov./Dec. 1968.

Oberg, et al., "Plasma Display Phase Select", Information Display, pp. 39–44, Mar./Apr. 1969.

Owaki, et al., "Plasma Display Harmonics Phase Selection", Information Display, pp. 47–48, May 1970.

Nakayama, et al., "Design of A Plasma Display Panel", Information Display, pp. 24–31, May 1970.

Author Unknown, "1971 SID International Symposium & Exhibition Agenda", Information Display, pp. 21–23, Mar./ Apr. 1971.

Johnson, et al., "A 1/4–Million–Element AC Plasma Display with Memory", SID Digest, pp. 108–109, May 1971.

D. T. Ngo, "Gray-scale Plasma Display", SID Digest, pp. 100–101, May 1971.

G. W. Dick, "Low-Cost Access Circuits for the Gas Plasma Display Model", SID Digest, pp. 104–105, May 1971.

L. F. Weber, "Optical Write-In Techniques for the Plasma Display Panel", Coordinated Science Laboratory UILU-ENG 71-2213 Report for Contract DAAB-07-67-C-0199, May 1971.

G. W. Dick, "Low Cost Drivers For Capacitively Coupled Gas Plasma Display Panels", SID, vol. 13/1, pp. 6–13, First Quarter 1972.

J. Strifle, "The Plato IV Student Terminal", SID, vol. 13/1, pp. 35–42, First Quarter 1972.

Johnson, et al., "A Quarter-Million Element AC Plasma Display With Memory", SID, vol. 13/1, pp. 56–60, First Quarter 1972.

Weber, et al., "Simple Access Circuitry for Electrical Data Sensing of Plasma Display/Memory Panels", SID Digest, pp. 136–137, Jun. 1972.

D. E. Liddle, "A Parallel Addressed, Multiplexed–Driver Plasma Display", SID Digest, pp. 40–41, Jun. 1972.

Umeda, et al., "Self–Shift Plasma Display", SID Digest, pp. 38–39, Jun. 1972.

G. E. Holz, "Pulsed Gas Discharged Display with Memory", SID Digest, pp. 36–37, Jun. 1972.

Veron, et al., "Numerical Computation of the Temporal Development of the Current in an AC Plasma Panel", SID Digest, pp. 34–35, Jun. 1972.

Weber, et al., "A Gas Display Panel with Quasi-Axial Electrode Configurations", SID Digest, pp. 32–33, Jun. 1972.

Nakayama, et al., "Low-Voltage Plasma Panel", SID Digest, pp. 30–31, Jun. 1972.

Umeda, et al., "A Storage Oscilloscope with Plasma Display Panel", Information Display, pp. 14–16, Nov./Dec. 1972.

A. H. Agajanian, "A Bibliography on Display Technologies", SID, vol. 14/2, pp. 76–80, Second Quarter 1973.

Takashima, et al., "Surface Discharge Type Plasma Display Panel", SID Digest, pp. 76–77, May 1973.

Ernsthausen, et al, "A Megabit Plasma Display Panel", SID Digest, pp. 74–75, May 1973.

Kurahashi, et al., "Plasma Display with Gray Scale", SID Digest, pp. 72–73, May 1973.

Umeda, et al., "Picture Display with Gray Scale in the Plasma Panel", SID Digest, pp. 70-71, May 1973.

Hoehn, et al., "Three—Color Plasma—Panel Display Device", Research and Development Technical Report ECOM—0243—7—F, United States Army Electronics Command—Fort Monmouth, NJ, May 1973.

Fukushima, et al., "Color-TV using a Flat Gas-Discharge Panel", SID Digest, pp. 120-121, May 1974.

J. D. Schermerhorn, "Internal Random Access Address Decoding in an AC Plasma Display Panel", SID Digest, pp. 22–23, May 1974.

Lustig, et al., "The Multilayer Gas-Discharge Display Panel", SID Digest, pp. 128–129, May 1974.

G. W. Dick, "Single Substrate AC Plasma Display", SID Digest, pp. 124–125, May 1974.

A. H. Agajanian, "A Bibliography on Plasma Display Panels", SID, vol. 15/4, pp. 170–175, Fourth Quarter 1974. Tottori, et al., "A Driving Circuit for Plasma Display Pan-

els", SID 75 Digest, vol. 6, pp. 118–119, Apr. 1975. Murase, et al., "A Driving Technique to Stabilize AC Plasma

Murase, et al., "A Driving Technique to Stabilize AC Plasma Display", SID Digest, pp. 120–121, Apr. 1975.

T. N. Criscimagna, "Low Voltage Selection Circuits for Plasma Display Panel", SID Digest, pp. 116–117, Apr. 1975. L. F. Weber, "Discharge Dynamics of the AC Plasma Display Panel", Coordinated Science Laboratory UILU–ENG 75–2222 Report for Contract DAAB–07–72–C–0259, Aug. 1975.

T. N. Criscimagna, "Low Voltage Circuits for Plasma Display Panel", SID, vol. 17/3, pp. 124–129, 1976.

Criscimagna, et al., "Coupled–Matrix, Threshold–Logic AC Plasma Display Panel", SID 76 Digest, pp. 86–87, 1976. A. Sobel, "Gas–Discharge Displays: The State of the Art", IEEE & SID Display Conference, pp. 99–109, Oct. 1976.

L. F. Weber, "Measurement of Wall Charge and Capacitance Variation for a Single Cell in the AC Plasma Display Panel", IEEE & SID Biennial Display Conference, pp. 39–44, Oct. 1976

Tucker, et al., "A Minimum Component Per Line Technique for Addressing Plasma Displays", SID 77 Digest, pp. 22–23, 1977.

Johnson, et al., "Plasma Display/Memory Panel with Integral Drive Circuitry", SID 77 Digest, pp. 20–21, 1977.

Czajkowski, et al., "A Microcomputer Driven Graphic Display System Using the 1024×1024 Line (83 1 pi) AC Plasma Display Panel", SID 77 Digest, pp. 26–27, 1977.

J. W. V. Miller, "Optimization of AC Plasma Panel Waveforms", SID 77 Digest, pp. 24–25, 1977.

W. Archuleta, "Plasma Panel Displays Find Extensive Markets", Information Display, Sep. 1978.

G. W. Dick, "A Planar Single–Substrate AC Plasma Display with Capacitive Vias", SID, vol. 20/5, pp. 233–32, 1979.

W. F. Goede, "A Review of Display Technology Development in Japan", Information Display, Jan. 1979.

Weber, et al., "A Real-time Curve Tracer for the AC Plasma Display Panel", IEEE Transactions on Electron Devices, vol. ED-26, No. 8, pp. 1156–1163, Aug. 1979.

Shinoda, et al., "Low-Voltage Operated AC Plasma-Display Panels", IEEE Transactions on Electron Devices, vol. ED-26, No. 8, pp. 1164–1167, Aug. 1979.

Author Unknown, "Interstate Electronics President Richard Forster shows the company's PM 512–60 plasma panel", Information Display Sep./Oct. 1979.

Author Unknown, "Flat Panel Displays—What are They and Why?", Information Display, Jan. 1980.

J. C. Greeson, "AC Plasma Technologies and Characteristics", SID Seminar Lecture, vol. 2, pp. 102–123, May 2, 1980.

Criscimagna, et al., "Write and Erase Waveforms for High Resolution AC Plasma Display Panels", IEEE & SID 1980 Biennial Display Research Conference, pp. 31–39, Oct. 1980.

Coleman, et al., "Device Characteristics of the Plasma Charge Transfer Shift Display", IEEE & SID 1980 Biennial Display Research Conference, pp. 64–71, Oct. 1980.

J. H. J. Lorteije, "Switching Bias Voltages for Multiplexing LC Matrix Displays", Proceedings of the First European Display Research Conference of SID, pp. 209–212, Sep. 1981.

Amano, et al., "A High-Resolution DC Plasma Display Panel", SID 82 Digest, pp. 160–161, 1982.

Miller, et al., "A High–Efficiency Drive Method for Electroluminescent Matrix Displays", SID, vol. 23/2, pp. 85–89, 1982.

Smalter, et al., "Integrated AC Plasma Display Panels", SID 82 Digest, pp. 260–261, 1982.

Smith, et al. "An EL Drive System with Low-Voltage Output Stages", SID 82 Digest, pp. 262–263, 1982.

D. R. Willis, "Tactical Plasma Display System", Information Display, Mar. 1, 1982.

L. F. Weber, "A New Gas Discharge Logic Technique that Reduces the Number of Circuit Drivers for AC Plasma Display Panels", University of Illinois Archives (PLATO-CERL), Preliminary Draft, Mar. 31, 1982.

T. Lucas, "Exhibitor's Corral at SID 82", Information Display, pp. 3–5, Jun. 1, 1982.

Yamaguchi, et al., High Speed and High Resolution Self—Shift Plasma Display, IEEE & SID 1982 International Display Research Conference, pp. 80–83, Oct. 1, 1982.

Author Unknown, Papers from the Second International Display Research Conference (1982), SID, vol. 24/2, 1983. Weber, et al., "Two Equal-Brightness On-States in AC

Plasma Displays Driven by Conventional Sustain Waveforms", SID 83 Digest, pp. 132–133, 1983.

W. Goede, "Technologies for High-Resolution Color Display", Information Display, pp. 4-6; Jan. 8, 1983.

Author Unknown, "Chapter News", Information Display, Apr. 1983.

T. L. Credelle, "Guided-Beam Displays for Large Screen Flat-Panel Color TV", Information Display, May 1983.

Aitken, et al., "Applications of Plasma Display Panels in Military C31 Systems Environments", Information Display, Jun. 1983.

Uchike, et al., "Improved Surface Discharge AC–Plasma Display Panels with New Electrode Structure", Japan Display '83, Proceedings of the SID 3rd International Display Research Conference, Kobe, pp. 258–261, Oct. 1, 1983.

Weber, et al., "A New Gas Discharge Logic Technique that Reduces Circuit Complexity for AC Plasma Display Panels", Japan Display '83, Proceedings of the SID 3rd International Display Research Conference, Kobe, pp. 502–505, Oct. 1, 1983.

Weber, et al., "Domains in AC Plasma AND Gates" SID 84 Digest, pp. 180–183, 1984.

Sakuma, et al., "An AC-Refresh Panel with High-Voltage CMOS Drivers and Unbalanced Power Supplies", SID 84 Digest, pp. 99–102, 1984.

Delgrange, et al., "A High–Voltage IC Driver for Large–Area AC Plasma Display Panels", SID 84 Digest, pp. 103–106, 1984.

P. Pleshko, "IBM's 581 AC Plasma Display Technology", SID 84 Digest, pp. 164–167, 1984.

Shinoda, et al., "Logically Addressable Surface Discharge AC Plasma Display Panels with a New Write Electrode", SID 84 Digest, pp. 172–175, 1984.

Sutton, et al., "Bringing New Technology to an Old Industry", Information Display, Apr. 1984.

C. Zhegen, "A Large Screen AC Plasma Display", SID Fourth Display Research Conference, Paris, pp. 165–168, Sep. 1, 1984.

Deschamps, et al., "A High-Resolution 1024×1024 Point Plasma Display Panel with Integrated Electronics", SID Fourth Display Research Conference, Paris pp. 161–164, Sep. 1, 1984.

L. F. Weber, "Address Technique Improvements for the AC Plasma Display Panel, Oct. 20, 1984", University of Illinois Archives, (PLATO–CERL), 1984.

Kevin Wilson Warren, "Real Time Computer Controlled Waveform Characterization of AC Plasma Displays", Thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering in the Graduate College of the University of Illinois at Urbana–Champaign, 1984.

L. F. Weber, "L. E. Tannas, Flat-Panel Displays & CRT's", Chapter 10, Van Nostrand Reinhold Co, 1985.

M. L. Higgins, "A Low-Power Drive Scheme for AC TFEL Displays", SID International Symposium Digest of Technical Papers, vol. 16, pp. 226–228, 1985.

L. F. Weber, "SID 85 Session XIX, Plasma and Vacuum Fluorescent Displays", SID 85 Digest, pp. 349–350, 1985. Criscimagna, et al., "A 960×768 Pel AC Plasma Panel Operating in Video Mode from an IBM Personal Computer", SID 85 Digest, pp. 354–357, 1985.

Author Unknown, "SID 85: Preview of Technical Papers", Information Display, pp. 19–36, Mar. 1985.

Author Unknown, "Chapter Notes & New SID Members", Information Display, p. 30, Apr. 1985.

Author Unknown, "Electronic Displays '85", Information Display, Jun. 1985.

M. L. Higgins, "High–Quality Electroluminescent Display for a Personal Workstation", Hewlett–Packard Journal, vol. 36, No. 10, pp. 12–17, Oct. 1985.

E. Schlam, "Flat—Panel Displays Poised to Displace Some CRT Applications", Information Display, pp. 11, Dec. 1985. Weber, et al., "12.3 Independent Sustain and Address Techniques for the AC Plasma Display Panel", SID 86 Digest, pp. 220–223, May 1986.

Weber, et al., "Quantitative Wall Voltage Characteristics of AC Plasma Displays", SID, vol. 27/3, pp. 173–182, 1986. Author Unknown, "Papers from the 1985 International Display Research Conference: vol. II—Emissive and Non–Emissive Flat–Panel Displays", with forward by Paul M. Alt. Includes biography of Larry Weber, SID vol. 27/3, pp. 161–162, 1986.

G. W. Dick, "Three–Electrode–Per–Pel AC Plasma Display Panel", IEEE Proceedings of the SID, vol. 27/3, pp. 183–187, 1986.

Lee, et al., "High–Speed Asynchronous Video Addressing of AC–Plasma Display Incorporating Brightness Control", SID 86 Digest, pp. 399–402, 1986.

Otsuka, et al., "Characteristics and Performance of an Integral Capacitive—Matrix AC Plasma Display", SID 86 Digest, pp. 224–226, 1986.

Dick, et al., "A Three-Electrode AC Plasma HVCMOS Drive Scheme", SID 86 Digest, pp. 212–215, 1986.

Author Unknown, "SID 86: Preview of Technical Papers", Information Display, pp. 21–26, Mar. 1986.

Author Unknown, "SID 86 Highlights: Bigger, better, flatter systems on display at SID 86", Information Display, pp. 18–23, Apr. 1986.

G. W. Dick, "Three–electrode Plasma Panel Cuts Power Requirements", Information Display, vol. 2, pp. 18–20, May 1986.

Mark B. Wood, "A Power Efficient Sustainer for the AC Plasma Display", Thesis in partial fulfillment of Master of Science, Department of Electronic Engineering, University of Illinois at Urbana—Champaign, 1986.

Weber, et al., "A 512×512 Independent Sustain and Address Plasma Display", Japan Display 86, Proceedings of the SID Sixth International Display Research Conference, Tokyo, pp. 496–499, Sep. 30, 1986.

Weber, et al., "Energy Recovery Sustain Circuit for the AC Plasma Display", SID 87 Digest, pp. 92–95, 1987.

L. F. Weber, "Plasma Displays for Portable Computers", Information Display, vol. 4, No. 4, pp. 11–20, Apr. 1988.

S. Mikoshiba, "Plasma Displays", Information Display, vol. 4, No. 7 & 8, pp. 14–18, Jul./Aug. 1988.

J.L. Kehoe, "Plasma Technology", Information Display, vol. 4/12, pp. 12–13, Dec. 1988.

L. F. Weber, "Plasma Displays", Lecture Notes, SID Seminar 5, Baltimore, May 15, 1989.

Author Unknown, "Plasma Display (Japanese)", ISBN 320-08449-7, Nov. 15, 1983.

H. G. Slottow, "The Plasma Display Panel, U008881–88", University of Illinois Archives (PLATO–CERL), Date Unknown.

L. F. Weber, Discharge Physics Studies for the AC Plasma Display Panel, U008978–84, University of Illinois Archives (PLATO-CERL), Date Unknown.

Marvin L. Higgins, "A Low-Power Drive Scheme for AC TFEL Displays," 1985 SID Digest, pp. 226–228.

Marvin L. Higgins, "High—Quality Electroluminescent Display for a Personal Workstation," HP Journal, Oct. 1985, pp. 12–17.

Larry F. Weber and Richard C. Younce, "Independent Sustain and Address Technique for the AC Plasma Display Panel," 1986 SID Digest, pp. 220–223.

Fujitsu Limited's Third Party Request for Reexamination, submitted Apr. 18, 2003.

Minutes of the public oral proceedings before Technical Board of Appeal 3.4.2 of Sep. 26, 2002, issued Oct. 2, 2002. Decision of the Technical Board of Appeal 3.4.2 of Sep. 26, 2002, issued Oct. 30, 2002.

University's Opening Claim Construction Brief, dated Feb. 24, 2003 (with supporting declaration & exhibits).

Defendant's Responsive Claim Construction Brief, dated Mar. 10, 2003 (with supporting declaration & exhibits).

University of Illinois' Reply Claim Construction Brief, dated Mar. 24, 2003 (with supporting declaration & exhibits).

Defendants' and Counterclaimants' Motion for Summary Judgment of Invalidity re the '349 patent, dated Mar. 10, 2003.

University of Illinois' Opposition to Fujitsu's Motion for Summary Judgment of Invalidity re the '349 patent, dated Mar. 24, 2003.

Fujitsu's Reply Summary Judgment Brief re Invalidity re the '349 patent, dated Mar. 31, 2003.

Joint Claim Construction and Prehearing Statement, dated Dec. 6, 2002.

Transcript of Deposition of Umran S Inan, Ph.D. on Feb. 17, 2003, pp. 1-329.

Transcript of Deposition of Ans Silzars, Ph D on Feb. 20, 2003, pp. 1-272.

Transcript of Claim Construction Proceedings on Apr. 29–30, 2003, pp. 1–382.

Initial ITC Expert Report of Donald L Bitzer, Ph D , dated May 24, 2001 (redacted version).

Initial ITC Expert Report of Dr. Aris K. Silzars, dated May 24, 2001.

Initial ITC Expert Report of Mr. Dominick Monarchie, dated May 24, 2001.

Rebuttal ITC Expert Report of Donald L Bitzer, Ph.D , dated Jun. 8, 2001 (redacted version).

Rebuttal ITC Expert Report of Dr. Aris K. Silzars, dated Jun. 8, 2001 (redacted version).

Rebuttal ITC Expert Report of Mr. Dominick Monarchie, dated Jun. 8, 2001 (redacted version).

English Translation of Japanese Patent No. 58-53344, 7 pages.

English Translation of Japanese Patent No. 51–71730, 5

Higgins, M. (Oct. 1985) High–Quality Electroluminescent Display for a Personal Workstation.

H. Matsuzaki et al. "Technical Report of the Institute of Television Engineers, Electronic Device Image Display," vol. 7, No. 29 (Nov. 1983 in Japan).

## EX PARTE REEXAMINATION CERTIFICATE ISSUED UNDER 35 U.S.C. 307

THE PATENT IS HEREBY AMENDED AS INDICATED BELOW.

Matter enclosed in heavy brackets [ ] appeared in the patent, but has been deleted and is no longer a part of the patent; matter printed in italics indicates additions made to the patent.

ONLY THOSE PARAGRAPHS OF THE SPECIFICATION AFFECTED BY AMENDMENT ARE PRINTED HEREIN.

Column 2, line 59:

An ac plasma panel having panel capacitance according to an embodiment of the present invention may have a plurality of X and Y dimension address electrodes, intersec- 20 tions between said address electrodes defining address cells. The ac plasma panel may also have an address driver for applying a signal to selected X and Y address electrodes to discharge at least one selected address cell associated with the selected electrode and create wall charges at the selected 25 cell. Further, the ac plasma panel may have a sustainer for subsequently energizing the address electrodes, which energization in combination with the wall charges at the selected cell discharges the cell. The sustainer may include an inductor for charging and discharging the panel capaci- 30 tance. The sustainer may also have a first switch that remains closed to enable the panel capacitance to charge through the inductor and responsive to the panel capacitance being substantially fully charged to open and thereby discontinue further charging. Finally, the sustainer may 35 have a second switch that remains closed to enable the panel capacitance to discharge through the inductor and responsive to the panel capacitance being substantially fully discharged to open. In one embodiment, the first and second switches each include a MOSFET device. In another 40 embodiment, the first and second switches further includes a diode. In yet another embodiment, the diode in the first switch is forward biased until the panel capacitance is fully charged and then is reverse biased to discontinue the panel capacitance charging. In another embodiment, the diode in 45 the second switch is forward biased while the panel capacitance is being discharged and then is reverse biased in response to the panel capacitance being fully discharged. In another embodiment of the ac plasma panel the sustainer may include a third switch connected to the inductor and the 50 plasma panel and being selectively actuated during gas discharge of said panel. In yet another embodiment, the third switch may include one switch connected between one terminal of the sustain power supply and the panel, and another switch connected between the other terminal of the 55 sustain power supply and the panel.

Column 11, lines 25-37:

State 2. S3 is closed to clamp Vp at Vcc. (Notice that before S3 closes, Vp has not completely risen to Vcc, due to the damping that was caused by R1, Rd1, and  $R_L$ . Thus, 60 when S3 is closed, Vp is pulled [u] up to Vcc through S3, and a small amount of overshoot could occur if there were stray inductances present in the real circuit. This overshoot is shown in the waveform for Vp in FIG. 8).  $I_L$  then becomes negative as C2 and Cd1 ( $V_L$ –V1) both rise from zero to Vss, 65 at which point Dc2 becomes forward biased and I2 begins to flow. The energy in the inductor, when I2 begins to flow, is

2

then  $\frac{1}{2}(C2+Cd1)Vss^2$ . This energy is dissipated in  $R_L$ , Rd2, and R3 as I2 falls to zero.

Column 11, lines 49-63:

State 4. S4 is closed to clamp Vp at ground. (Notice that before S4 closes, Vp has not completely fallen to ground, due to the damping that was caused by R2, Rd2, and  $R_L$ . Thus, when S4 is closed, Vp is pulled down to ground through S4, and a small amount of undershoot could occur if there were stray inductances present in the real circuit. This undershoot is shown in the waveform for Vp in FIG. 8.) I<sub>L</sub> then becomes positive as [CC1] C1 and Cd2 are charged from the inductor. The voltages across C1 (Vss-V1) and across Cd2 (V2-V<sub>L</sub>) both rise from zero to Vss, at which point Dc1 becomes forward biased and I1 begins to flow. The energy in the inductor when I1 begins to flow is then  $\frac{1}{2}(C1+Cd2)Vss^2$ . This energy is dissipated in R<sub>L</sub>, Rd1, and R4 as I1 falls to zero.

AS A RESULT OF REEXAMINATION, IT HAS BEEN DETERMINED THAT:

The patentability of claims 1–4 and 12–29 is confirmed. Claims 5, 8 and 10 are determined to be patentable as amended.

Claims 6, 7, 9 and 11, dependent on an amended claim, are determined to be patentable.

New claim 30 is added and determined to be patentable.

- 5. An ac plasma panel having panel capacitance and comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells:
  - address means for applying a signal to selected X and Y address electrodes to discharge at least one selected address cell associated with said selected electrode and create wall charges at said selected cell;
  - sustain means for subsequently energizing said address electrodes, which energization in combination with said wall charges at said selected cell discharges said cell, said sustain means including,
  - an inductor for charging and discharging said panel capacitance during driving of said panel electrodes;
  - first switch means remaining closed to enable said panel capacitance to charge through said inductor and responsive to said panel capacitance being substantially fully charged to open and thereby discontinue further charging; [and]
  - second switch means remaining closed to enable said panel capacitance to discharge through said inductor and responsive to said panel capacitance being substantially fully discharged to open; and
  - third switch means including one switch means connected between one terminal of a sustain power supply and the panel, and another switch means connected between the other terminal of the sustain power supply and the panel.
- **8**. An ac plasma panel according to claim **7**, wherein said diode in the first switch means is forward biased until the panel capacitance [if] *is* fully charged and then is reverse biased to discontinue said panel capacitance charging.
- 10. An ac plasma panel [according to claim 5, wherein said sustain means includes] having panel capacitance and comprising:
  - a plurality of X and Y dimension address electrodes, intersections between said address electrodes defining address cells;

address means for applying a signal to selected X and Y address electrodes to discharge at least one selected address cell associated with said selected electrode and create wall charges at said selected cell;

sustain means for subsequently energizing said address <sup>5</sup> electrodes, which energization in combination with said wall charges at said selected cell discharges said cell, said sustain means including,

an inductor for charging and discharging said panel capacitance during driving of said panel electrodes;

first switch means remaining closed to enable said panel capacitance to charge through said inductor and responsive to said panel capacitance being substantially fully charged to open and thereby discontinue further charging;

second switch means remaining closed to enable said panel capacitance to discharge through said inductor and responsive to said panel capacitance being substantially fully discharged to open; and

third switch means connected to said inductor and said plasma panel and being selectively actuated during gas discharge of said panel.

30. An ac plasma panel according to claim 5, wherein said first and second switch means are responsive by way of a timing circuit respectively timed to coincide with said panel capacitance being substantially fully charged and substantially fully discharged.

\* \* \* \* \*