

Fall 2021 Sequential Circuit I

Prof. Chun-Yi Lee

Department of Computer Science
National Tsing Hua University

Announcement

- Lab
 - Lab 2 is due on **10/14/2021** (**Thu**)

Agenda

- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display

Today's class will help you:

- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

Combinational Circuits (1/2)

- You have three ways to model a combinational circuit
 - You will be good if you remember them

1. Gate-level modeling

- not N1(out, in);
- nand N2(out, in1, in2);
- or N3(out, in1, in2, in3);
- etc.

2. Continuous assignment

- Declare your **Ivalues** as wire data type
- assign Ivalue = (your logic expression);

Combinational Circuits (2/2)

3. Use always block

- Declare your **Ivalues** as reg data type
- Only use "=" in your assignment expressions
- Avoid using "<=" in your expressions</p>

Correct

```
reg Ivalue;

always @ (*)

begin

Ivalue = (your expression);

end
```



Wrong

```
wire Ivalue;
always @ (*)
begin
    assign Ivalue <= (your expression);
end</pre>
```



- 1. Ivalue should be reg
- 2. Can't use assign
- 3. Avoid "<="

Agenda

- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display


- Latch and flip-flop
- Always block usage
- Reset

Today's class will help you:

- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

Behavioral Modeling

- High level description
- Modeling a circuit by its behaviors
- Similar to C++ programming
- Behavioral modeling includes both combinational and sequential parts




What is Sequential Circuit?

	Sequential	Combinational
Clock	Yes	No
Memory elements	Yes	No
Always block assignment	Non-blocking <=	Blocking =
Continuous assignment	Not available	assign lvalue = rvalue

Memory element


- Stores "1" or "0"
- Latch and Flip-Flop
- Usually triggered by clock signals

Basic Sequential Circuit




```
always @ (posedge clk)
begin

//Non-blocking assignment
Out <= In;
end
```




Latch and D Flip-Flop

■ Latch: triggered by level



■ D Flip-Flop: triggered by clock edge



D Flip Flop

■ Changes its value at the clock edges

Positive-edge triggered D Flip-Flop Truth table


Clk	D	Q(†+1)
\uparrow	0	0
\uparrow	1	1
0	-	Q(t)
1	-	Q(t)

Negative-edge triggered D Flip-Flop Truth table


Clk	D	Q(†+1)
\downarrow	0	0
\downarrow	1	1
0	-	Q(t)
1	-	Q(t)

Edge-Trigger in Always Block

■ Positive-edge trigger: use posedge in your always block




■ Negative-edge trigger: use negedge in your always block




Latches in a D Flip-Flop

- A positive-edge triggered D Flip-Flop consists of two latches
 - The master latch is triggered by clk'
 - The slave latch is triggered by clk
- Two level triggered latches form an edge-triggered Flip-Flop



Flip-Flop Timing Diagram

A timing diagram from the master latch to slave latch



Agenda

- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display


- Latch and flip-flop
- Always block usage
- Reset

Today's class will help you:

- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

Register Transfer Level

Describes the behavior of combinational circuits between registers



Always Block

Two types of always block

Combinational circuit

```
reg A, B, C;

always @ (A or B)

begin

//Blocking Assignment


B = A;

C = B;

end
```

```
A B C
```

Sequential circuit



Blocking and Non-blocking

Execute in Order

```
always @ (A or B or C)


begin

//Blocking Assignment


C = A & B;

D = !C;

end
```



Execute in Parallel



 NEVER use blocking and non-blocking assignment in the SAME always block

Agenda

- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display

- Latch and flip-flop
- Always block usage
- Reset

Today's class will help you:


- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

Initialize Flip-Flops

- For combinational circuits, we initialize the inputs of modules by initial blocks in the testbench
- For sequential circuits, a **reset signal** is necessary
 - Initialize the reset signal (i.e. your module) first in your testbench
- Two reset methods
 - Synchronous reset
 - Asynchronous reset (Next week)

Synchronous Reset


- Reset the value stored in a D Flip-Flop to 0
- Triggered by clock edges
- Assume that $\mathbf{Q} = \mathbf{1'b0}$ when Reset is set to $\mathbf{1'b0}$



Synchronous Reset in Always Block


- Prioritize your reset signal over the rest of the inputs
- In your testbench, initialize your reset signal first
- You shall not use any initial block in your design modules

```
module My_Test_Flip_Flop (Out, In, clk, Reset);
          In, clk, Reset;
 input
 output Out;
                              Declaration of
          Out;
 reg
                               Synchronous
always @ (posedge clk)
                                Behavior
 begin
   if (Reset == 1'b0)
                              Out <= 1'b0;
   else
                              Out <= In:
 end
endmodule
```



Example: 3-Bit Counter

```
module Counter_3Bit(clk, Reset, num);
input
         clk, Reset;
output [2:0] num;
       [2:0] num;
reg
wire
        [2:0] next_num;
always @(posedge clk) begin
   if (!Reset)
      num <= 1'b0;
   else
      num <= next_num;
end
assign
         next_num = num + 1'b1;
endmodule
```



Agenda


- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display

Today's class will help you:

- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

Push Buttons


- Several push buttons are available as inputs on FPGA
- Map push buttons to your inputs using .xdc file
- Need to handle meta-stability (glitches) problem



Handling Meta-Stability

- Debounce circuit
- Shift registers to allow time for signals to stabilize
- Detect if DFF chains are all ones or zeros

(4) Extremely Unlikely to be Meta-Stable




Verilog Code for Debounce Circuit


```
module debounce (pb_debounced, pb, clk);
 output
            pb_debounced;
                                  // signal of a pushbutton after being debounced
 input
                                  // signal from a pushbutton
            pb;
 input
            clk;
 reg [3:0] DFF;
                                 // use shift_req to filter pushbutton bounce
 always @(posedge clk)
   begin
    DFF[3:1] <= DFF[2:0];
    DFF[0] <= pb;
   end
 assign pb_debounced = ((DFF == 4'b1111) ? 1'b1 : 1'b0);
endmodule
```


One Pulse Circuit

- The one pulse circuit generates a one-clock-cycle pulse when the push button is pressed
 - A push button is usually pressed for many clock cycles
- The circuit is used when we want to trigger only once



One Pulse Circuit (Cont'd)





Verilog Code

```
// One-pulse circuit
module onepulse (PB_debounced, CLK, PB_one_pulse);
 input
            PB_debounced;
 input
              CLK;
 output
         PB_one_pulse;
               PB_one_pulse;
 reg
               PB_debounced_delay;
 reg
 always @(posedge CLK) begin
    PB_one_pulse <= PB_debounced & (! PB_debounced_delay);
    PB_debounced_delay <= PB_debounced;
 end
endmodule
```

Agenda

- Combinational circuits
- Sequential circuits
- Debounce circuit and one-pulse circuit
- 7-segment display

Today's class will help you:

- 1. Understand the difference between latch and flip-flop
- 2. Understand the timing diagram of latch and flip-flop
- 3. Understand synchronous reset
- 4. Understand the usage of push buttons, debounce circuit, and one-pulse circuit
- 5. Understand how to display four different digits on a 7-segment display

7-Segment Display Control (1/2)

- Four enable signals for the four display units
 - AN[3:0] correspond to the four digits
 - AN is used to ENABLE one of the four digits
 - Set one bit of AN[3:0] to LOW to illuminate one digit


- J	
Common	anode
AN3 AN2 AN1 AN0 CA CB CC CD CE CF CG DP Four-digit Seven Segment Display	F A B B C DP DP
	Individual cathodes

AN Bit	FPGA Pin
3	W4
2	V4
1	U4
0	U2

Digit	AN[3:0]
3	0111
2	1011
1	1101
0	1110

7-Segment Display Control (2/2)

- Eight signals for the segments and dot
 - seg[0:6] in the XDC file correspond to segments A~G shown below
 - dp in the XDC file corresponding to DP (dot)
 - To illuminate a segment, set its value to LOW



Symbol	FPGA Pin
CA	W7
СВ	W6
СС	U8
CD	V8
CE	U5
CF	V5
CG	U7
DP	V7

Display Four Digits Concurrently

- Time multiplexing
- Use a mux and clock divider
 - Mux to select the digit to display (i.e. set which AN bit to low)
 - Clock divider to display at the right refresh frequency (1ms to 16ms)
- The clock provided by Basys 3 is 100MHz
 - That is, **10ns** per clock cycle
 - Generate a clock with a frequency of 1/2¹⁷ clk

