

#### **DUAL P-CHANNEL MATCHED MOSFET PAIR**

#### **GENERAL DESCRIPTION**

The ALD1102 is a monolithic dual P-channel matched transistor pair intended for a broad range of analog applications. These enhancement-mode transistors are manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process.

The ALD1102 offers high input impedance and negative current temperature coefficient. The transistor pair is matched for minimum offset voltage and differential thermal response, and it is designed for switching and amplifying applications in +2V to +12V systems where low input bias current, low input capacitance and fast switching speed are desired. Since these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment. When used with an ALD1101, a dual CMOS analog switch can be constructed. In addition, the ALD1102 is intended as a building block for differential amplifier input stages, transmission gates, and multiplexer applications.

The ALD1102 is suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the Field Effect Transistors result in extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 50pA at room temperature. For example, DC beta of the device at a drain current of 5mA at 25°C is = 5mA/50pA = 100,000,000.

#### **FEATURES**

- · Low threshold voltage of 0.7V
- · Low input capacitance
- Low Vos grades -- 2mV, 5mV, 10mV
- High input impedance -- 10<sup>12</sup>Ω typical
- · Low input and output leakage currents
- Negative current (IDS) temperature coefficient
- Enhancement-mode (normally off)
- DC current gain 10<sup>9</sup>
- RoHS compliant

#### ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))


	`	\ //					
Opera	Operating Temperature Range						
0°C to +70°C	0°C to +70°C	-55°C to +125°C					
8-Pin Small Outline Package (SOIC)	8-Pin Plastic Dip Package	8-Pin CERDIP Package					
ALD1102ASAL ALD1102BSAL ALD1102SAL	ALD1102APAL ALD1102BPAL ALD1102PAL	ALD1102DA					

<sup>\*</sup> Contact factory for leaded (non-RoHS) or high temperature versions.


#### **APPLICATIONS**

- · Precision current mirrors
- Precision current sources
- · Analog switches
- Choppers
- Differential amplifier input stage
- Voltage comparator
- Data converters
- · Sample and Hold
- Analog inverter

#### **PIN CONFIGURATION**



#### **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

Drain-source voltage, V <sub>DS</sub>		10.6\
Gate-source voltage, VGS		-10.6\
Power dissipation		500mW
Operating temperature range	SAL, PALpackages	0°C to +70°C
	DA package	55°C to +125°C
Storage temperature range	<u> </u>	65°C to +150°C
Lead temperature, 10 seconds	· ————————————————————————————————————	+260°C
CAUTION: ESD Sensitive Dev	ice. Use static control procedures in ESD controlled environment.	


## **OPERATING ELECTRICAL CHARACTERISTICS**


## T<sub>A</sub> = 25°C unless otherwise specified

			1102A			1102B			1102			Test
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Conditions
Gate Threshold Voltage	VT	-0.4	-0.7	-1.2	-0.4	-0.7	-1.2	-0.4	-0.7	-1.2	V	$I_{DS} = -10\mu A V_{GS} = V_{DS}$
Offset Voltage V <sub>GS1</sub> - V <sub>GS2</sub>	Vos			2			5			10	mV	$I_{DS} = -100\mu A V_{GS} = V_{DS}$
Gate Threshold Temperature Drift	TC <sub>VT</sub>		-1.3			-1.3			-1.3		mV/°C	
On Drain Current	I <sub>DS</sub> (ON)	-8	-16		-8	-16		-8	-16		mA	V <sub>GS</sub> = V <sub>DS</sub> = -5V
Transconductance	G <sub>fs</sub>	2	4		2	4		2	4		mmho	$V_{DS} = -5V I_{DS} = -10mA$
Mismatch	ΔG <sub>fs</sub>		0.5			0.5			0.5		%	
Output Conductance	G <sub>OS</sub>		500			500			500		μmho	$V_{DS} = -5V I_{DS} = -10mA$
Drain Source ON Resistance	R <sub>DS(ON)</sub>		180	270		180	270		180	270	Ω	$V_{DS} = -0.1V \ V_{GS} = -5V$
Drain Source ON Resistance Mismatch	ΔR <sub>DS(ON)</sub>		0.5			0.5			0.5		%	V <sub>DS</sub> = -0.1V V <sub>GS</sub> = -5V
Drain Source Breakdown Voltage	BV <sub>DSS</sub>	-12			-12			-12			V	I <sub>DS</sub> = -10μΑ V <sub>GS</sub> =0V
Off Drain Current	I <sub>DS(OFF)</sub>		0.1	4 4		0.1	4 4		0.1	4 4	nA μA	V <sub>DS</sub> =-12V V <sub>GS</sub> = 0V T <sub>A</sub> = 125°C
Gate Leakage Current	I <sub>GSS</sub>		1	50 10		1	50 10		1	50 10	pA nA	V <sub>DS</sub> =0V V <sub>GS</sub> =-12V T <sub>A</sub> = 125°C
Input Capacitance	C <sub>ISS</sub>		6	10		6	10		6	10	pF	


## TYPICAL PERFORMANCE CHARACTERISTICS

## **OUTPUT CHARACTERISTICS**







DRAIN-SOURCE CURRENT (µA)




FORWARD TRANSCONDUCTANCE








RDS (ON) vs. GATE - SOURCE VOLTAGE



# OFF DRAIN - CURRENT vs. TEMPERATURE




## **TYPICAL APPLICATIONS**


## **CURRENT SOURCE MIRROR**

#### $V^{+} = +5V$ ALD1102, 1/2 ALD1107, or ALD1117 $V^{+} = +5V$ Q<sub>3</sub> Q4 RSET ISET I SOURCE | $Q_1$ I SOURCE = ISET = <u>v+ -vt</u> ALD1101, RSET 1/2 ALD1106, ≅\_\_4\_\_ or ALD1116 **RSET** Q<sub>1</sub>, Q<sub>2</sub>: N - Channel MOSFET Q<sub>3</sub>, Q<sub>4</sub>: P - Channel MOSFET

## **CURRENT SOURCE WITH GATE CONTROL**




#### **DIFFERENTIAL AMPLIFIER**



Q<sub>1</sub>, Q<sub>2</sub>: N - Channel MOSFET Q<sub>3</sub>, Q<sub>4</sub>: P - Channel MOSFET

## **CURRENT SOURCE MULTIPLICATION**




QSET, Q1..QN: ALD1101, ALD1106, or ALD1116 N - Channel MOSFET

# **TYPICAL APPLICATIONS (cont.)**


#### **BASIC CURRENT SOURCES**

#### N- CHANNEL CURRENT SOURCE




Q<sub>1</sub>, Q<sub>2</sub>: N - Channel MOSFET

#### P- CHANNEL CURRENT SOURCE




Q<sub>3</sub>, Q<sub>4</sub>: P - Channel MOSFET

# **CASCODE CURRENT SOURCES**



Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub>, Q<sub>4</sub>: N - Channel MOSFET (ALD1101 or ALD1103)





$$I_{SOURCE} = I_{SET} = \frac{V + - 2Vt}{R_{SET}} \cong \frac{3}{R_{SET}}$$


Q1, Q2, Q3, Q4: P - Channel MOSFET (ALD1102 or ALD1103)


## **SOIC-8 PACKAGE DRAWING**

# 8 Pin Plastic SOIC Package












# **PDIP-8 PACKAGE DRAWING**

# 8 Pin Plastic DIP Package







	Millim	neters	Inches			
Dim	Min	Max	Min	Max		
Α	3.81	5.08	0.105	0.200		
A <sub>1</sub>	0.38	1.27	0.015	0.050		
A <sub>2</sub>	1.27	2.03	0.050	0.080		
b	0.89	1.65	0.035	0.065		
b <sub>1</sub>	0.38	0.51	0.015	0.020		
С	0.20	0.30	0.008	0.012		
D-8	9.40	11.68	0.370	0.460		
E	5.59	7.11	0.220	0.280		
E <sub>1</sub>	7.62	8.26	0.300	0.325		
е	2.29	2.79	0.090	0.110		
e <sub>1</sub>	7.37	7.87	0.290	0.310		
L	2.79	3.81	0.110	0.150		
S-8	1.02	2.03	0.040	0.080		
Ø	0°	15°	0°	15°		




# **CERDIP-8 PACKAGE DRAWING**

# 8 Pin CERDIP Package







	Millim	neters	Inches			
Dim	Min	Max	Min	Max		
Α	3.55	5.08	0.140	0.200		
A <sub>1</sub>	1.27	2.16	0.050	0.085		
b	0.97	1.65	0.038	0.065		
b <sub>1</sub>	0.36	0.58	0.014	0.023		
С	0.20	0.38	0.008	0.015		
D-8		10.29		0.405		
E	5.59	7.87	0.220	0.310		
E <sub>1</sub>	7.73	8.26 0.290		0.325		
е	2.54 E	BSC	0.100 BSC			
e <sub>1</sub>	7.62 E	BSC	0.300 BSC			
L	3.81	5.08	0.150	0.200		
L <sub>1</sub>	3.18		0.125			
L <sub>2</sub>	0.38	1.78	0.015	0.070		
S		2.49		0.098		
Ø	0°	15°	0°	15°		