















SNVSA34D –SEPTEMBER 2014–REVISED DECEMBER 2018

LP5907-Q1

# LP5907-Q1 Automotive 250-mA, Ultra-Low-Noise, Low-I<sub>Q</sub> LDO

#### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C6
- Input Voltage Range: 2.2 V to 5.5 V
- Output Voltage Range: 1.2 V to 4.5 V
- Stable with 1-µF Ceramic Input and Output Capacitors
- No Noise Bypass Capacitor Required
- Remote Output Capacitor Placement
- Thermal-Overload and Short-Circuit Protection
- Output Current: 250 mA
- Low Output Voltage Noise: < 6.5 μV<sub>RMS</sub>
- PSRR: 82 dB at 1 kHz
- Output Voltage Tolerance: ±2%
- Virtually Zero I<sub>Q</sub> (Disabled): < 1 μA</li>
- Very Low I<sub>Q</sub> (Enabled): 12 μA
- Start-up Time: 80 µs
- Low Dropout: 120 mV (Typical)
- –40°C to 125°C Junction Temperature Range for Operation

# 2 Applications

- ADAS Cameras and Radar
- Automotive Infotainment
- · Telematics Systems
- Navigation Systems

## 3 Description

The LP5907-Q1 is a low-noise LDO that can supply 250 mA of output current. Designed to meet the requirements of RF and analog circuits, the LP5907-Q1 provides low noise, high PSRR, low quiescent current, and low line or load transient response figures. Using new innovative design techniques, the LP5907-Q1 offers class-leading noise performance without a noise bypass capacitor and the ability for remote output capacitor placement.

The device is designed to work with a 1- $\mu$ F input and a 1- $\mu$ F output ceramic capacitor (no separate noise bypass capacitor is required).


This device is available with fixed output voltages from 1.2 V to 4.5 V in 25-mV steps. Contact Texas Instruments Sales for specific voltage option needs.

## Device Information<sup>(1)</sup>

	PART NUMBER	PACKAGE	BODY SIZE (NOM)
	LP5907-Q1	SOT-23 (5)	2.90 mm × 1.60 mm
LF		X2SON (4)(2)	1.00 mm x 1.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Preview device.

## Simplified Schematic





## **Table of Contents**

1	Features 1		7.3 Feature Description	. 12
2	Applications 1		7.4 Device Functional Modes	. 13
3	Description 1	8	Application and Implementation	14
4	Revision History2		8.1 Application Information	. 14
5	Pin Configuration and Functions		8.2 Typical Application	. 14
6	Specifications	9	Power Supply Recommendations	. 17
Ū	6.1 Absolute Maximum Ratings	10	Layout	18
	6.2 ESD Ratings		10.1 Layout Guidelines	. 18
	6.3 Recommended Operating Conditions		10.2 Layout Examples	. 18
	6.4 Thermal Information	11	Device and Documentation Support	19
	6.5 Electrical Characteristics 5		11.1 Receiving Notification of Documentation Updates	
	6.6 Output and Input Capacitors		11.2 Community Resources	. 19
	6.7 Typical Characteristics		11.3 Trademarks	. 19
7	Detailed Description 11		11.4 Electrostatic Discharge Caution	. 19
•	7.1 Overview		11.5 Glossary	. 19
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	19

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (May 2018) to Revision D	Page
Added DQN (X2SON) package to document as Preview     Added Layout Example for the DQN Package figure	
Changes from Revision B (September 2016) to Revision C	Page
Added ESD classification level sub-bullets to Features section	1
Changed DBV values in <i>Thermal Information</i> table	4
Deleted footnote 1 from <i>Thermal Information</i> table	4
Added Overshoot on start-up with EN row to Electrical Characteristics table	6
• Changed Device Comparison table: changed table title, added new rows and new data, r	noved to new sub-section 12
Changes from Revision A (June 2016) to Revision B	Page
	1
Changed wording of title	
<ul> <li>Changed wording of title</li> <li>Changed "Low Output Voltage Noise: &lt; 10 μV<sub>RMS</sub>" to "Low Output Voltage Noise: &lt; 6.5 μ</li> </ul>	
	V <sub>RMS</sub> " 1

Submit Documentation Feedback

Changes from Original (September 2014) to Revision A

Copyright © 2014–2018, Texas Instruments Incorporated


Page


Changed storage temperature from Handling Ratings to Abs Max table; replaced Handling Ratings with ESD

Ratings per new format \_\_\_\_\_\_\_4



# 5 Pin Configuration and Functions





ΕN

IN

#### **Pin Functions**

	1 III I UIICUOIIS						
	PIN		1/0	DESCRIPTION			
NAME	SOT23-5	X2SON-4	1/0	DESCRIPTION			
EN	3	3	I	Enable input. A low voltage (< $V_{IL}$ ) on this pin turns the regulator off and discharges the output pin to GND through an internal 230- $\Omega$ pulldown resistor. A high voltage (> $V_{IH}$ ) on this pin enables the regulator output. This pin has an internal 1-M $\Omega$ pulldown resistor to hold the regulator off by default.			
GND	2	2	-	Common ground			
IN	1	4	- 1	Input voltage supply. Connect a 1-µF capacitor at this input.			
N/C	4	_	_	No internal electrical connection.			
OUT	5	1	0	Regulated output voltage. Connect a minimum 1- $\mu$ F low-ESR capacitor to this pin. Connect this output to the load circuit. An internal 230- $\Omega$ (typical) pulldown resistor prevents a charge remaining on V <sub>OUT</sub> when the regulator is in the shutdown mode (V <sub>EN</sub> low).			

Copyright © 2014–2018, Texas Instruments Incorporated



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	-0.3	6	٧
V <sub>OUT</sub>	Output voltage	-0.3	See (3)	٧
$V_{EN}$	Enable input voltage	-0.3	6	٧
	Continuous power dissipation (4)	Internally li	mited	W
$T_{JMAX}$	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to the GND pin.

## 6.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins ±2000			
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per AEC	Corner pins (1,3,4,5)	±1000	V
	Q100-011		Other pin (2)	±1000	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	2.2	5.5	V
$V_{EN}$	Enable input voltage	0	5.5	V
I <sub>OUT</sub>	Output current	0	250	mA
T <sub>J-MAX-OP</sub>	Operating junction temperature (3)	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.4 Thermal Information

		LP59	LP5907-Q1			
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DQN (X2SON-4)	UNIT		
		5 PINS	4-PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	186.9	198.4	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	112.3	109.3	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	52.3	128.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	27.5	2.6	°C/W		
ΨЈВ	Junction-to-board characterization parameter	51.8	128.3	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: LP5907-Q1

<sup>3)</sup> Abs Max V<sub>OUT</sub> is the V<sub>IN</sub> + 0.3 V or 6 V, whichever is less.

<sup>(4)</sup> Internal thermal shutdown circuitry protects the device from permanent damage.

<sup>(2)</sup> All voltages are with respect to the GND pin.

<sup>(3)</sup>  $T_{J-MAX-OP} = [T_{A(MAX)} + (P_{D(MAX)} \times R_{\theta JA})].$ 



#### 6.5 Electrical Characteristics

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \mu\text{F}, C_{OUT} = 1 \mu\text{F} \text{ (unless otherwise noted)}^{(1)(2)(3)}$ 

PARAMETER		TEST COND	TEST CONDITIONS		TYP	MAX	UNIT	
GENERA	L					•		
V <sub>IN</sub>	Input voltage	T <sub>A</sub> = 25°C		2.2		5.5	V	
	Output valtage telerones	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1$ mA to 250 mA, $V_{II}$	5.5 V, <sub>OUT</sub> ≥ 1.8 V	-2		2		
$\Delta V_{OUT}$	Output voltage tolerance	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1$ mA to 250 mA, $V_{I}$	5.5 V, <sub>OUT</sub> < 1.8 V	-3		3	%V <sub>OUT</sub>	
	Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1 V)$ to $I_{OUT} = 1 \text{ mA}$	5.5 V,		0.02		%/V	
	Load regulation	$I_{OUT} = 1 \text{ mA to } 250 \text{ mA}$			0.001		%/mA	
$I_{LOAD}$	Output load current			0		250	mA	
		V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 mA			12	25		
$I_Q$	Quiescent current <sup>(4)</sup>	V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 250 m	A		250	425	μΑ	
		V <sub>EN</sub> = 0.3 V (Disabled)			0.2	1	-	
I <sub>G</sub>	Ground current <sup>(5)</sup>	V <sub>EN</sub> = 1.2 V, I <sub>OUT</sub> = 0 mA			14		μΑ	
	D(6)	I <sub>OUT</sub> = 100 mA			50		m\/	
$V_{DO}$	Dropout voltage (6)	I <sub>OUT</sub> = 250 mA				250	mV	
I <sub>SC</sub>	Short-circuit current limit	$T_A = 25^{\circ}C^{(7)}$		250	500		mA	
		f = 100 Hz, I <sub>OUT</sub> = 20 mA			90			
DCDD	Davida a visa ku na izati a na nati a (8)	f = 1 kHz, I <sub>OUT</sub> = 20 mA			82		ם אם	
PSRR	Power-supply rejection ratio (8)	f = 10 kHz, I <sub>OUT</sub> = 20 mA			65		dB	
		f = 100 kHz, I <sub>OUT</sub> = 20 mA			60			
_	0.10.1.0.1.0.1.0.0.1.0.0.(8)	DW 4011-1-400111-	I <sub>OUT</sub> = 1 mA		10			
e <sub>N</sub>	Output noise voltage (8)	BW = 10 Hz to 100 kHz	I <sub>OUT</sub> = 250 mA		6.5		$\mu V_{RMS}$	
R <sub>AD</sub>	Output automatic discharge pulldown resistance	V <sub>EN</sub> < V <sub>IL</sub> (output disabled	)		230		Ω	
_	Thermal shutdown	T <sub>J</sub> rising			160		°C	
$T_{SD}$	Thermal hysteresis	T <sub>J</sub> falling from shutdown			15		٠.	
LOGIC IN	IPUT THRESHOLDS		·					
V <sub>IL</sub>	Low input threshold	V <sub>IN</sub> = 2.2 V to 5.5 V, V <sub>EN</sub> falling until the output is disabled				0.4	V	
$V_{IH}$	High input threshold	V <sub>IN</sub> = 2.2 V to 5.5 V, V <sub>EN</sub> rising until the output is enabled		1.2			V	
I	Input current at EN pin (9)	$V_{EN} = 5.5 \text{ V}$ and $V_{IN} = 5.5$	V		5.5			
I <sub>EN</sub>	input current at EN pinter	$V_{EN} = 0 \text{ V}$ and $V_{IN} = 5.5 \text{ V}$			0.001		μΑ	

- (1) All voltages are with respect to the device GND terminal, unless otherwise stated.
- (2) Minimum and maximum limits are ensured through test, design, or statistical correlation over the junction temperature (T<sub>J</sub>) range of -40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T<sub>A</sub> = 25°C, and are provided for reference purposes only.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application R<sub>θJA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> (R<sub>θJA</sub> × P<sub>D-MAX</sub>). See Application and Implementation.
- (4) Quiescent current is defined here as the difference in current between the input voltage source and the load at V<sub>OUT</sub>.
- (5) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- (6) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value.
- (7) Short-circuit current (I<sub>SC</sub>) for the LP5907-Q1 is equivalent to current limit. To minimize thermal effects during testing, I<sub>SC</sub> is measured with V<sub>OUT</sub> pulled to 100 mV below its nominal voltage.
- (8) This specification is verified by design.
- (9) There is a 1-M $\Omega$  resistor between EN and ground on the device.



## **Electrical Characteristics (continued)**

 $V_{IN} = V_{OUT(NOM)} + 1 \text{ V}, V_{EN} = 1.2 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{IN} = 1 \text{ } \mu\text{F}, C_{OUT} = 1 \text{ } \mu\text{F} \text{ (unless otherwise noted)}^{(1)(2)(3)}$ 

PARAMETER		ER TEST CONDITIONS		TYP	MAX	UNIT
TRANSIEN	RANSIENT CHARACTERISTICS					
$\Delta V_{OUT}$	Line transient <sup>(8)</sup>	$V_{IN} = (V_{OUT(NOM)} + 1 V) \text{ to}$ $(V_{OUT(NOM)} + 1.6 V) \text{ in } 30 \mu\text{s}$	-1			
	Line transient	$V_{IN} = (V_{OUT(NOM)} + 1.6 \text{ V}) \text{ to}$ $(V_{OUT(NOM)} + 1.6 \text{ V}) \text{ in } 30  \mu\text{s}$	1		1	mV
	Load transient <sup>(8)</sup>	$I_{OUT}$ = 1 mA to 250 mA in 10 µs	-40			
		$I_{OUT}$ = 250 mA to 1 mA in 10 µs			40	
	Overshoot on start-up (8)	Stated as a percentage of V <sub>OUT(NOM)</sub>			5%	
	Overshoot on start-up with EN <sup>(8)</sup>	Stated as a percentage of $V_{OUT(NOM)}$ , $V_{IN} = V_{OUT} + 1$ V to 5.5 V, 0.7 $\mu$ F < $C_{OUT} < 10$ $\mu$ F, 0 mA < $I_{OUT} < 250$ mA, EN rising until the output is enabled			1%	
t <sub>ON</sub>	Turnon time	From $V_{EN} > V_{IH}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$ , $T_A = 25^{\circ}C$		80	150	μs

## 6.6 Output and Input Capacitors

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP	MAX	UNIT
C <sub>IN</sub>	Input capacitance (2)	Consoitance for atability	0.7	1		
C <sub>OUT</sub>	Output capacitance (2)	Capacitance for stability	0.7	1	10	μF
ESR	Output/input capacitance <sup>(2)</sup>		5		500	mΩ


<sup>(1)</sup> The minimum capacitance should be greater than 0.5 μF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application should be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions.

(2) This specification is verified by design.




## 6.7 Typical Characteristics

 $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C (unless otherwise noted)



# TEXAS INSTRUMENTS


## **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**


 $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C (unless otherwise noted)





## **Typical Characteristics (continued)**

 $V_{IN}$  = 3.7 V,  $V_{OUT}$  = 2.8 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  = 1  $\mu$ F,  $C_{OUT}$  = 1  $\mu$ F,  $T_A$  = 25°C (unless otherwise noted)






## 7 Detailed Description

## 7.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5907-Q1 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5907-Q1 offers class leading noise performance without the need for a separate noise filter capacitor.

The LP5907-Q1 is designed to perform with a single 1- $\mu$ F input capacitor and a single 1- $\mu$ F ceramic output capacitor. With a reasonable PCB layout, the single 1- $\mu$ F ceramic output capacitor can be placed up to 10 cm away from the LP5907-Q1 package.

## 7.2 Functional Block Diagram



Copyright © 2014–2018, Texas Instruments Incorporated



#### 7.3 Feature Description

## 7.3.1 LP5907-Q1 Voltage Options

Table 1 lists the available voltage options for the LP5907-Q1 SOT-23 package.

**Table 1. Voltage Options** 

SOT-23 PACKAGE ORDER NUMBER	VOLTAGE OPTION (V)
LP5907QMFX-1.2Q1	1.2
_	1.3
_	1.5
LP5907QMFX-1.8Q1	1.8
LP5907QMFX-2.5Q1	2.5
LP5907QMFX-2.8Q1	2.8
	2.85
	2.9
LP5907QMFX-3.0Q1	3.0
LP5907QMFX-3.3Q1	3.3
LP5907QMFX-3.8Q1	3.8
LP5907QMFX-4.5Q1	4.5

## 7.3.2 Enable (EN)

The LP5907-Q1 EN pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V<sub>IL</sub> threshold to ensure that the device is fully disabled and the automatic output discharge is activated.

#### 7.3.3 Low Output Noise

Any internal noise at the LP5907-Q1 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a -3 dB cut-off frequency of approximately 0.1 Hz.

## 7.3.4 Output Automatic Discharge

The LP5907-Q1 output employs an internal 230- $\Omega$  (typical) pulldown resistance to discharge the output when the EN pin is low, and the device is disabled.

#### 7.3.5 Remote Output Capacitor Placement

The LP5907-Q1 requires at least a 1-µF capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO.

## 7.3.6 Thermal Overload Protection (T<sub>SD</sub>)

Thermal shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The thermal shutdown circuitry of the LP5907-Q1 has been designed to protect against temporary thermal overload conditions. The thermal shutdown circuitry was not intended to replace proper heat-sinking. Continuously running the LP5907-Q1 device into thermal shutdown may degrade device reliability.



#### 7.4 Device Functional Modes

## 7.4.1 Enable (EN)

The LP5907-Q1 Enable (EN) pin is internally held low by a 1-M $\Omega$  resistor to GND. The EN pin voltage must be higher than the V<sub>IH</sub> threshold to ensure that the device is fully enabled under all operating conditions.

When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal 230- $\Omega$  (typical) pull-down resistance.

## 7.4.2 Minimum Operating Input Voltage (VIN)

The LP5907-Q1 does not include any dedicated undervoltage lockout circuitry. The LP5907-Q1 internal circuitry is not fully functional until V<sub>IN</sub> is at least 2.2 V. The output voltage is not regulated until V<sub>IN</sub> has reached at least the greater of 2.2 V or  $(V_{OUT} + V_{DO})$ .

Submit Documentation Feedback Copyright © 2014-2018, Texas Instruments Incorporated



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

Figure 20 shows the typical application circuit for the LP5907-Q1. Input and output capacitances may need to be increased above the 1 µF minimum for some applications.

## 8.2 Typical Application




Figure 20. LP5907-Q1 Typical Application

#### 8.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage range	2.2 to 5.5 V			
Output voltage	1.8 V			
Output current	200 mA			
Output capacitor range	0.7 to 10 μF			
Input/output capacitor ESR range	5 to 500 mΩ			

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Available input voltage range
- Output voltage needed
- Output current needed
- Input and Output capacitors

## 8.2.2.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

Submit Documentation Feedback

Copyright © 2014–2018, Texas Instruments Incorporated



The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$

$$\tag{1}$$

The actual power being dissipated in the device can be represented by Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Equation 1 and Equation 2 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation ( $P_D$ ) and/or excellent package thermal resistance ( $R_{\theta JA}$ ) is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may have to be derated.  $T_{A-MAX}$  is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by Equation 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(3)

Alternately, if  $T_{A-MAX}$  can not be derated, the  $P_D$  value must be reduced. This can be accomplished by reducing  $V_{IN}$  in the  $V_{IN}-V_{OUT}$  term as long as the minimum  $V_{IN}$  is met, or by reducing the  $I_{OUT}$  term, or by some combination of the two.

#### 8.2.2.2 External Capacitors

Like most LDOs, the LP5907-Q1 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

#### 8.2.2.3 Input Capacitor

An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1- $\mu$ F capacitor has to be connected between the LP5907-Q1 input pin and ground for stable operation over full load current range. Basically, it is acceptable to have more output capacitance than input, as long as the input is at least 1  $\mu$ F.

The input capacitor must be located a distance of not more than 1 cm from the IN pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input.

**Important:** To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5907-Q1, TI recommends increasing the input capacitor to at least 10 μF. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a low-impedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be verified by the manufacturer to have a surge current rating sufficient for the application. The initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 μF over the entire operating range.

## 8.2.2.4 Output Capacitor

The LP5907-Q1 is designed specifically to work with a very small ceramic output capacitor, typically 1  $\mu$ F. A ceramic capacitor (dielectric types X5R or X7R) in the 1- $\mu$ F to 10- $\mu$ F range, and with equivalent series resistance (ESR) between 5 m $\Omega$  to 500 m $\Omega$ , is suitable in the LP5907-Q1 application circuit. For this device connect the output capacitor between the OUT pin and a good connection back to the GND pin.

It may also be possible to use tantalum or film capacitors at the device output, V<sub>OUT</sub>, but these are not as attractive for reasons of size and cost (see *Capacitor Characteristics*).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 m $\Omega$  to 500 m $\Omega$  for stability. Like the input capacitor, the initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7  $\mu$ F over the entire operating range.

Copyright © 2014–2018, Texas Instruments Incorporated



## 8.2.2.5 Capacitor Characteristics

The LP5907-Q1 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1  $\mu$ F to 10  $\mu$ F, ceramic capacitors are the smallest, least expensive, and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1- $\mu$ F ceramic capacitor is in the range of 20 m $\Omega$  to 40 m $\Omega$ , which easily meets the ESR requirement for stability for the LP5907-Q1.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within  $\pm 15\%$  over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1  $\mu$ F to 10  $\mu$ F range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. The ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to -40°C, so some guard band must be allowed.

#### 8.2.2.6 Remote Capacitor Operation

The LP5907-Q1 requires at least a 1-µF capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system.

As a good design practice, keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close as possible to ground layer and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance.

#### 8.2.2.7 No-Load Stability

The LP5907-Q1 remains stable, and in regulation, with no external load.

#### 8.2.2.8 Enable Control

The LP5907-Q1 may be switched ON or OFF by a logic input at the EN pin. A voltage on this pin greater than  $V_{IH}$  turns the device on, while a voltage less than  $V_{IL}$  turns the device off.


When the EN pin is low, the regulator output is off and the device typically consumes less than 1  $\mu$ A. Additionally, an output pulldown circuit is activated which ensures that any charge stored on  $C_{OUT}$  is discharged to ground.

If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal 1-M $\Omega$  pulldown resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the *Electrical Characteristics* under  $V_{IL}$  and  $V_{IH}$ .



## 8.2.3 Application Curves



## 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.2 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP5907-Q1 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least  $V_{OUT}$  + 1 V. A minimum capacitor value of 1  $\mu$ F is required to be within 1 cm of the IN pin.



## 10 Layout

## 10.1 Layout Guidelines

The dynamic performance of the LP5907-Q1 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LP5907-Q1.

Best performance is achieved by placing  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  on the same side of the PCB as the LP5907-Q1, and as close as is practical to the package. The ground connections for  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  must be back to the LP5907-Q1 ground pin using as wide and short copper traces as are practical.

Avoid connections using long trace lengths, narrow trace widths, and/or connections through vias. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions

### 10.2 Layout Examples




Figure 23. LP5907MF-x.x (SOT-23) Typical Layout




Figure 24. Layout Example for the DQN Package



## 11 Device and Documentation Support

## 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2014–2018, Texas Instruments Incorporated





19-Dec-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LP5907QMFX-1.2Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAFQ	Samples
LP5907QMFX-1.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAGQ	Samples
LP5907QMFX-2.5Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAJQ	Samples
LP5907QMFX-2.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAKQ	Samples
LP5907QMFX-3.0Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RALQ	Samples
LP5907QMFX-3.3Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAHQ	Samples
LP5907QMFX-3.8Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAMQ	Samples
LP5907QMFX-4.5Q1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	RAIQ	Samples
PLP590712QDQNRQ1	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PLP590718QDQNRQ1	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PLP590728QDQNRQ1	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PLP590729QDQNRQ1	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PLP590733QDQNRQ1	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

19-Dec-2018

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LP5907-Q1:

Catalog: LP5907

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 16-Nov-2018

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907QMFX-1.2Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-1.8Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-2.5Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-2.8Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-3.0Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-3.3Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-3.8Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907QMFX-4.5Q1	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 16-Nov-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907QMFX-1.2Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-1.8Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-2.5Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-2.8Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-3.0Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-3.3Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-3.8Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907QMFX-4.5Q1	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210367/F



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated