



THE CIRCUIT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE CIRCUIT OR THE USE OR OTHER DEALINGS IN THE CIRCUIT.



Supply voltage range 4.3V to 5.5V.  
Supply current 140mA @ 4.3V, 175mA @ 5.0V, 200mA @ 5.5V

UART bitrate 250kbps, 1 start bit,  
8 data bits, 2 stop bits, new line LF,  
transmit delay 10ms/line.

You can use RTS/CTS flow control  
and omit the line delay with a  
USB-to-serial converter using  
CH340G (not FT232, CP2102).

Author: Carsten Herting (slu4)  
This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)


Sheet: /  
File: 8-Bit CPU 32k.kicad\_sch

**Title: Minimal 64 Home Computer**


Size: A4	Date: 2023-06-22
KiCad E.D.A. kicad (6.0.5)	Id: 1/11

Rev: 1.2

By connecting pin 3 to 5V, you can also power the board directly from the USB (UART) port. But only use a single voltage source at any given time.





You can connect the RTS output ("I am ready to receive") to the CTS input ("You are clear to send" input) of your receiver IC and use RTS/CTS flow control. Only CH340G ICs seem to work.



We need to shift 9 bits into the shift register. We count 10 clock pulses here (until high stop bit) since the 74HC595 output register is one clock pulse late.

74HC161 cannot be used since it has a synchronous PL.

$\overline{TC}$  goes LOW with the falling edge of CPD, at the end of the stop bit.




#### DESCRIPTION OF THE DATA ACQUISITION CYCLE:

- 1) Prior to receiving a datum: Q=LOW is resetting the timer and loading "10" into the bit counter. This also implies  $\overline{TC}$ (UART\_DR)=HIGH, enabling counting in general and also signaling "no data is present".
- 2) An incoming datum, starting with a falling edge at RX, sets Q=HIGH, ending the reset of the timer and also ending the loading of the bit counter. As long as  $\overline{TC}$ =UART\_DR remains HIGH, counting is now enabled. 10 bits will enter the shift register. The uninteresting start bit is shifted out. The output register is always one clock behind the shift register.
- 3) Upon hitting "0" (reading of high stop bit) the bit counter's  $\overline{TC}$ =UART\_DR goes LOW with the falling edge of CPD, which is also stopping the timer via CET. The datum \*prior\* to this last shift remains in the 74HC595's output register since it is always one step late, and subsequently arriving data have no effect.
- 4) UART\_DR is sampled by the flags register and fed into the control logic in .... BI|FI, TO|AI, EO|ES|EC|FI, IC.
- 5) The received datum is automatically compared to 0xff. Z=1 indicates that no datum other than 0xff is present.
- 6) Polling then looks like this:

```
loop:    INP BEQ loop    ; loop back if 0xff was read
        ...
        JPA loop        ; wait for next datum
```

The loop samples (reads and resets)  $\overline{TC}$  every 11 clock cycles and thus ensures that a datum can be read before the 2nd stop bit (16 cycles) is over and the receiver has to be armed again.

The bit order is intentionally reversed.




Author: Carsten Herting (slu4)  
This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)

Sheet: /UART/  
File: UART\_RX.kicad\_sch







#### Title: UART Section

Size: A4  
KiCad E.D.A. kicad (6.0.5)

Date: 2023-06-22  
Rev: 1.2  
Id: 2/11



You can also use the larger SST39SF020A or SST39SF040A here by connecting pins 1 and 30 of each IC to GND.



Author: Carsten Herting (slu4)  
This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)

Sheet: /Control Logic/  
File: IR.kicad\_sch


### Title: Control Logic


Size: A4 Date: 2023-06-22

KiCad E.D.A. kicad (6.0.5)

Rev: 1.2

Id: 4/11





Trigger at the \*end\* of a pulse  
to avoid messing up EO|AI|RI  
conflict with WE pulse.

Author: Carsten Herting (slu4)  
This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)

Sheet: /Register B/  
File: RegB.kicad\_sch


**Title: B Register**


Size: A4 Date: 2023-06-22

KiCad E.D.A. kicad (6.0.5)

**Rev: 1.2**

Id: 7/11





Author: Carsten Herting (slu4)  
 This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)

Sheet: /Program Counter/  
 File: PC.kicad\_sch

### Title: Program Counter


Size: A4  
 KiCad E.D.A. kicad (6.0.5)



Date: 2023-06-22

Rev: 1.2

Id: 9/11








TCD goes LOW at the falling edge of CPD at the beginning of the high stop bit ensuring that a full transmission has been read. Since the last processed bit is the P bit and since the output register is always one clock behind, the output contains the 8 data bits.

The order of the bits is intentionally reversed.

I am using a 74HC132 (NAND with Schmitt-trigger inputs) rather than the standard 74HC00 here, since PS/2 signals can have rather large rise and fall time. For PS/2 devices with lower (3.3V) output use 74HCT132.



Author: Carsten Herting (slu4)  
This work is licensed under CC BY-NC-SA 4.0  
[creativecommons.org/licenses/by-nc-sa/4.0/](https://creativecommons.org/licenses/by-nc-sa/4.0/)

Sheet: /PS2 Receiver/  
File: ps2.kicad\_sch

**Title: PS/2 Receiver**

Size: A4 Date: 2023-06-22

KiCad E.D.A. kicad (6.0.5)

**Rev: 1.2**

Id: 11/11

