





You can connect the RTS output ("I am ready to receive") to the CTS input ("You are clear to send" input) of your receiver IC and use RTS/CTS flow control. Only CH340G ICs seem to work.




$\overline{\text{TCD}} = \text{BUSY}$ goes LOW with the falling edge of CPD. Nominally, this coincides with the rising edge of the first stop bit.

DESCRIPTION OF THE DATA ACQUISITION CYCLE:

- 1) Prior to receiving a datum: Q=LOW is resetting the timer and loading "9" into the bit counter. This also implies $\overline{\text{TCD}} = \text{BUSY} = \text{HIGH}$.
- 2) An incoming datum, starting with a falling edge at RX, sets Q=HIGH, ending the reset of the timer and the loading of the bit counter. As long as $\overline{\text{TCD}} = \text{BUSY}$ remains HIGH, counting is enabled. 10 bits then enter the shift register, shifting out the uninteresting start bit but keeping the 8 data bits.
- 3) Upon hitting "0" (reading of high stop bit) the bit counter's $\overline{\text{TCD}} = \text{BUSY}$ goes LOW with the falling edge of CPD, which is also stopping the timer via CET. The datum *prior* to this last shift remains in the 74HC595's output register since it is always one step late, and subsequently arriving data have no effect.
- 4) BUSY is sampled by the flags register and fed into the control logic. If BUSY=LOW, the microcode of the INP instruction activates TO=TC in ..., BI|FI, TO|AI, EO|ES|EC|FI, IC.
- 5) The received datum is automatically compared to 0xff. Z=1 indicates that no datum other than 0xff is present.
- 6) Polling then looks like this:

```
loop:    INP BEQ loop      ; loop back if 0xff was read
        ; ...             ; process datum other than 0xff
        JPA loop          ; wait for next datum
```



The order of the bits is intentionally reversed.

Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /UART Receiver/
File: UART_RX.kicad_sch


Title: UART Receiver


Size: A4
KiCad E.D.A. kicad (6.0.5)







Date: 2022-07-19

Rev: 1.6.2

Id: 2/9







Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /Control Logic/
File: IR.kicad_sch


Title: Control Logic

Size: A4	Date: 2022-07-19
----------	------------------

KiCad E.D.A.	kicad (6.0.5)
--------------	---------------

Rev: 1.6.2

Id: 4/9




Author: Carsten Herting (slu4)
 License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en


Sheet: /Register B/
 File: RegB.kicad_sch

Title: B Register

Size: A4 Date: 2022-07-19
 KiCad E.D.A. kicad (6.0.5)

Rev: 1.6.2
 Id: 7/9





Author: Carsten Herting (slu4)
License: CC BY-NC-SA 3.0
creativecommons.org/licenses/by-nc-sa/3.0/deed.en

Sheet: /PC/
File: PC.kicad_sch

Title: Program Counter

Size: A4 Date: 2022-07-19

KiCad E.D.A. kicad (6.0.5)

Rev: 1.6.2

Id: 9/9

