Instr	Addressing Mode	Assembler Format	Operation	Op Code Hex Dec		Bytes	Clock Cycles	Status Register - P	Instr
LDA	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	LDA #oper LDA addr, X LDA ADDR LDA ADDR, X LDA ADDR, Y LDA (addr, X) LDA (addr),Y	#→ A [addr] → A [addr+.X] → A [ADDR] → A [ADDR+.X] → A [ADDR+.X] → A [ADDR+.Y] → A [[addr+.X+1, addr+.X]] → A [[addr+1, addr]+.Y] → A	A9 A5 B5 AD BD B9 A1 B1	169 165 181 173 189 185 161 177	2 2 2 3 3 3 2 2	2 3 4 4 4. 6 5.	N V D I Z C	LDA
LDX	Immediate Zero Page Zero Page, Y Absolute Absolute, Y	LDX #oper LDX addr LDX addr, Y LDX ADDR LDX ADDR, Y	# → .X [addr] → .X [addr + .Y] → .X [ADDR] → .X [ADDR + .Y] → .X	A2 A6 B6 AE BE	162 166 182 174 190	2 2 2 3 3	2 3 4 4	N V D I Z C	LDX
LDY	Immediate Zero Page Zero Page, X Absolute Absolute, X	LDY #oper LDY addr LDY addr, X LDY ADDR LDY ADDR, X	# → .Y [addr] → .Y [addr + .X] → .Y [ADDR] → .Y [ADDR + .X] → .Y	A0 A4 B4 AC BC	160 164 180 172 188	2 2 2 3 3	3 4 4 4	N V D I Z C	LDY
LSR	Accumulator Zero Page Zero Page, X Absolute Absolute, X	LSR A LSR addr LSR addr, Y LSR ADDR LSR ADDR, X	.A (→) → .A ; 0→bit7, bit0→C [addr] (→) → [addr] ; 10 → [addr] ; 11 [addr + .X] (→) → [addr + .X] ; 12 [ADDR] ; 13 [ADDR + .X] ; 13 [ADDR + .X] ; 14 [ADDR + .X] ; 15 [ADDR + .X]	4A 46 56 4E 5E	74 70 86 78 94	1 2 2 3 3	2 5 6 7	N V D I Z C	LSR
NOP	Implied	NOP	No OPeration	EA	234	1	2		NOP
ORA	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	ORA #oper ORA addr, X ORA ADDR ORA ADDR, X ORA ADDR, Y ORA (addr, X) ORA (addr),Y	A U # → .A  A U [addr] → A  A U [addr + .X] → .A  A U [ADDR] → .A  A U [ADDR + .X] → .A  A U [ADDR + .X] → .A  A U [Addr + .X + 1, addr + .X]] → .A  A U [addr + 1, addr] + .Y] → .A	09 05 15 0D 1D 19 0; 11	9 5 21 13 29 25 1	22233322	2 3 4 4 4 6 5	N V D I Z C	ORA
PHA PLA PHP PLP	Implied Implied Implied Implied	PHA PLA PHP PLP	.A ↓ SP - 1 → SP .A ↑ SP + 1 → SP .P ↓ SP - 1 → SP .P ↑ SP + 1 → SP	48 68 08 28	72 104 8 40	1 1 1 1	3 4 3 4	N V D I Z C All Push/Pulls xcpt PLP from stack	PHA PLA PHP PLP
ROL	Accumulator Zero Page Zero Page, X Absolute Absolute, X	ROL A ROL addr ROL addr, X ROL ADDR ROL ADDR, X	.A (→) → .A ; C→bit0, bit7→C [addr] (→) → [addr] ; [addr + .X] (→) → [addr + .X] ; [ADDR] ; [ADDR + .X] ; [ADDR +	2A 26 36 2E 3E	42 38 54 46 62	1 2 2 3 3	2 5 6 7	N V D I Z C	ROL
ROR	Accumulator Zero Page Zero Page, X Absolute Absolute, X	ROR A ROR addr ROR addr, Y ROR ADDR ROR ADDR, X	.A (→) → .A ; C→bit7, bit0→C [addr] (→) → [addr] [addr + .X] (→) → [addr + .X] [ADDR] (→) → [ADDR] [ADDR + .X] (→) → [ADDR + .X]	6A 66 76 6E 7E	106 102 118 110 126	1 2 2 3 3	2 5 6 6 7	N V D I Z C	ROR
RTI RTS	Implied Implied	RTI RTS	P t, PC t, SP + 3 → SP, PC + 1 → PC PC t, SP + 2 → SP, PC + 1 → PC	40 60	64 96	1	6 6	from stack	RTI
SBC	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X)	SBC #oper SBC addr SBC addr, X SBC ADDR SBC ADDR, X SBC ADDR, Y SBC (addr, X) SBC (addr),Y	$A - \# - \overline{\mathbb{C}} \rightarrow A, C$ $A - [addr] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [addr + X] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [ADDR] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [ADDR + X] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [ADDR + X] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [ADDR + X] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [addr + X + 1, addr + X] - \overline{\mathbb{C}} \rightarrow A, C$ $A - [[addr + 1, addr] + Y] - \overline{\mathbb{C}} \rightarrow A, C$	E9 E5 F5 ED F9 E1 F1	233 229 245 237 253 249 225 241	2 2 2 3 3 2 2 2	2 3 4 4 4 6 5	N V D I Z C	SBC
SEC SED SEI	Implied Implied Implied	SEC SED SEI	1→C 1→D 1→I	38 F8 78	56 248 120	1 1 1	2 2 2	N V D I Z C 1 1	SEC SED SEI
STA	Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	STA addr STA addr, X STA ADDR STA ADDR, X STA ADDR, Y STA (addr, X) STA (addr),Y	.A → [addr] .A → [addr + .X] .A → [ADDR] .A → [ADDR + .X] .A → [ADDR + .X] .A → [ADDR + .Y] .A → [[addr + .X + 1, addr + .X]] .A → [[addr + 1, addr] + .Y]	85 95 8D 9D 99 81 91	133 149 141 157 153 129 145	2 2 3 3 2 2 2	3 4 5 5 6	N V D I Z C	STA
STX	Zero Page Zero Page, Y Absolute	STX addr STX addr, Y STX ADDR	.X → [addr] .X → [addr + .Y] .X → [ADDR]	86 96 8E	134 150 142	2 2 3	3 4 4	N V D I Z C	STX
STY	Zero Page Zero Page, X Absolute	STY addr STY addr, X STY ADDR	.Y → [addr] .Y → [addr + .X] .Y → [ADDR]	84 94 8C	132 148 140	2 2 3	3 4 4	N V D I Z C	STY
TAX TXA TAY TYA TSX TXS	Implied Implied Implied Implied Implied	TAX TXA TAY TYA TSX TXS	.A → .X .X → .A .A → .Y .Y → .A SP → .X .X → SP	AA 8A A8 98 BA 9A	170 138 168 152 186 154	1 1 1 1 1 1	0.000	N V D I Z C	TAX TXA TAY TYA TSX TXS