## **Instruction Set Summary**

Instr	Addressing Mode	Assembler Format	Operation		Code	Bytes	Clock Cycles	Status Register - P	Inst
ADC	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	ADC #oper ADC addr, X ADC ADDR ADC ADDR, X ADC ADDR, Y ADC (addr, X) ADC (addr),Y	A+#+C→.A, C A+[addr]+C→.A, C A+[addr+.X]+C→.A, C A+[ADDR]+C→.A, C A+[ADDR+.X]+C→.A, C A+[ADDR+.Y]+C→.A, C A+[ADDR+.Y]+C→.A, C A+[[addr+.X+1, addr+.X]]+C→.A, C A+[[addr+1, addr]+.Y]+C→.A, C	69 65 75 6D 7D 79 61 71	105 101 117 109 125 121 97 113	2 2 2 3 3 3 2 2	2 3 4 4 4 4 6 5 6 5	N V D I Z C	ADO
AND	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	AND #oper AND addr, X AND ADDR AND ADDR, X AND ADDR, Y AND (addr, X) AND (addr),Y	.A ∩ # → .A .A ∩ [addr] → .A .A ∩ [addr + .X] → .A .A ∩ [ADDR] → .A .A ∩ [ADDR + X] → .A .A ∩ [ADDR + Y] → .A .A ∩ [addr + .X + 1, addr + .X]] → .A .A ∩ [[addr + 1, addr] + .Y] → .A	29 25 35 2D 3D 39 21 31	41 37 53 45 61 57 33 49	2 2 2 3 3 3 2 2	2344465	N V D I Z C	ANI
ASL	Accumulator Zero Page Zero Page, X Absolute Absolute, X	ASL A ASL addr ASL addr, X ASL ADDR ASL ADDR, X	$A \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$ $[addr + X] \leftarrow A \qquad : 0 \rightarrow bit \ 0, bit 7 \rightarrow C$	0A 06 16 0E 1E	10 6 22 14 30	1 2 2 3 3 3	2 5 6 6 7	N V D I Z C	ASI
BCC BCS BEQ BNE BMI BPL BVS BVC	Relative Relative Relative Relative Relative Relative Relative Relative Relative	BCC oper BCS oper BEQ oper BNE oper BMI oper BPL oper BVS oper BVC oper	Branch on C = 0 Branch on C = 1 Branch on Z = 1 Branch on Z = 0 Branch on N = 1 Branch on N = 0 Branch on V = 1 Branch on V = 0	90 B0 F0 D0 30 10 70	144 176 240 208 48 16 112 80	2222222	2. 2. 2. 2. 2.	N V D I Z C   All Branches  • Add 1 if branch to same page  • Add 2 if branch to diff page	BCS BES BNI BNI BNI BVS BVS
BIT	Zero Page Absolute	BIT addr BIT ADDR	.A ∩ [addr] ; bit7 → N, bit6 → V	24 2C	36 44	2	3	N V D I Z C	BIT
BRK	Implied	BRK 1→B flag	PC+2↓P↓, [FFFE]→PCL, [FFFF]→PCH	00	0	1	7	1	BR
CLC CLD CLI CLV	Implied Implied Implied Implied	CLC CLD CLI	0→C 0→D 0→1 0→V	18 D8 58 B8	24 216 88 184	1 1 1	2 2 2 2 2 2	N V D I Z C 0 0 0	CLC
CMP	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect), Y	CMP #oper CMP addr CMP addr, X CMP ADDR CMP ADDR, X CMP ADDR, Y CMP (addr, X) CMP (addr),Y	A - # A - [addr] A - [addr + X] A - [ADDR] A - [ADDR + X] A - [ADDR + X] A - [ADDR + Y] A - [[addr + X + 1, addr + X]] A - [[addr + 1, addr] + Y]	C9 C5 D5 CD DD D9 C1 D1	201 197 213 205 221 217 193 209	2 2 2 3 3 3 2 2	2 3 4 4 4. 4. 6 5.	N V D I Z C	CMF
CPX	Immediate Zero Page Absolute	CPX #oper CPX addr CPX ADDR	.X - # .X - [addr] .X - [ADDR]	E0 E4 EC	224 228 236	2 2 3	2 3 4	N V D I Z C	CP)
CPY	Immediate Zero Page Absolute	CPY #oper CPY addr CPY ADDR	.Y - # .Y - [addr] .Y - [ADDR]	C0 C4 CC	192 196 204	2 2 3		N V D I Z C	CP
DEC	Zero Page Zero Page, X Absolute Absolute, X	DEC addr DEC addr, X DEC ADDR DEC ADDR, X	[addr] - 1 → [addr] [addr + .X] - 1 → [addr + .X] [ADDR] - 1 → [ADDR] [ADDR + .X] - 1 → [ADDR + .X]	C6 D6 CE DE	198 214 206 222	2 2 3 3	500000 F	N V D I Z C	DEC
DEX	Implied Implied	DEX DEY	.X - 1 → .X .Y - 1 → .Y	CA 88	202 136	1	2	N V D I Z C	DEX
EOR	Immediate Zero Page Zero Page, X Absolute Absolute, X Absolute, Y (Indirect, X) (Indirect),Y	EOR #oper EOR addr, X EOR ADDR EOR ADDR, X EOR ADDR, Y EOR (addr, X) EOR (addr),Y	$A \ \ \# \rightarrow A$ $A \ \ [addr] \rightarrow A$ $A \ \ [addr + X] \rightarrow A$ $A \ \ [ADDR] \rightarrow A$ $A \ \ [ADDR + X] \rightarrow A$ $A \ \ [addr + X + 1, addr + X] \rightarrow A$ $A \ \ [[addr + 1, addr] + Y] \rightarrow A$	49 45 55 4D 5D 59 41 51	73 69 85 77 93 89 65 81	2 2 2 3 3 3 2 2	2	N V D I Z C	EOF
INC	Zero Page Zero Page, X Absolute Absolute, X	INC addr INC addr, X INC ADDR INC ADDR, X	[addr] + 1 → [addr] [addr + .X] + 1 → [addr + .X] [ADDR] + 1 → [ADDR] [ADDR + .X] + 1 → [ADDR + .X]	E6 F6 EE FE	230 246 238 254	2 2 3 3	200	N V D I Z C	INC
INX INY	Implied Implied	INX INY	.X+1→.X .Y+1→Y	E8 C8	232	1	2	N V D I Z C	INX
MP	Absolute	JMP ADDR	[PC+1] → PCL, [PC+2] → PCH	4C	76	3	3	N V D I Z C	JMP
JSR	Indirect Absolute	JMP (ADDR) JSR ADDR	[ADDR] → PCL, [ADDR + 1] → PCH PC + 2 +, [PC + 1] → PCL, [PC + 2] → PCH	6C 20	108	3	5		JSR