

EECS151/251A

Introduction to Digital Design and ICs


Lecture 14: Inverter Delay

Sophia Shao



Apple unveils M1 Ultra, the world's most powerful chip for a personal computer

Apple today announced M1 Ultra, the next giant leap for Apple silicon and the Mac. Featuring UltraFusion — Apple's innovative packaging architecture that interconnects the die of two M1 Max chips to create a system on a chip (SoC) with unprecedented levels of performance and capabilities — M1 Ultra delivers breathtaking computing power to the new Mac Studio while maintaining industry-leading performance per watt. The new SoC consists of 114 billion transistors, the most ever in a personal computer chip.



<https://www.apple.com/newsroom/2022/03/apple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer/>

Review

- CMOS Transistors and Gates
 - CMOS Transistors
 - MOS Transistor as a Switch
 - NMOS & PMOS
 - CMOS Gates
 - Inverter








- **CMOS Transistors**

- Review
- Gates

- **Inverter Delay**

- Overview
- Inverter RC Delay
- Inverter Size

MOS Transistors





- CMOS Transistors

- Review

- **Gates**

- **Inverter Delay**


- Overview

- Inverter RC Delay



- Inverter Size

CMOS Inverter

- Simple DC behavior
 - Schematic





- Switch model







$$\begin{aligned} V_{OL} &= 0 \\ V_{OH} &= V_{DD} \end{aligned}$$

Voltage Transfer Characteristic (VTC)



Good/Bad “0” and “1”



Complementary CMOS Logic Style

- PUN is the **dual** to PDN
(can be shown using DeMorgan's Theorems)


$$\overline{A + B} = \overline{A} \overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

- PUN in PMOS and PDN in NMOS

Using NMOS to produce 0 -> Pull Down


Using PMOS to produce 1 -> Pull Up



Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate




- PDN: $G = AB \Rightarrow$ Conduction to GND
- PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}
- $\overline{G(\ln_1, \ln_2, \ln_3, \dots)} \equiv F(\overline{\ln_1}, \overline{\ln_2}, \overline{\ln_3}, \dots)$


Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0


Truth Table of a 2 input NOR gate




Complex CMOS Gate



Complex CMOS Gate




Complex CMOS Gate





- CMOS Transistors
 - Review
 - Gates
- **Inverter Delay**
 - Overview
 - Inverter RC Delay
 - Inverter Size

Processor Frequency Scaling



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2015 by K. Rupp

Delay Optimization

- Critical paths limit the operating speed of the system.
- Four main levels:
 - Architectural/Microarchitectural Level, e.g., # of pipeline stages
 - Logic Level, e.g., types of functional blocks
 - Circuit Level, e.g., transistor sizings
 - Layout Level, e.g., floorplanning
- This lecture: using simple models that offer designers intuitions on logic and circuit optimizations.
 - Inverter RC delay model: transistor \rightarrow resistor + capacitor
 - Transistor Sizing & Logical effort (next lecture)
- Generalize to other gates (next lecture)





Administrivia

- Midterm done!
 - Great job everyone!
- New Lab this week.
 - Last lab.
 - Will start project next week.
- Homework 5 out this week.



- CMOS Transistors
 - Review
 - Gates
- Inverter Delay
 - Overview
 - **Inverter RC Delay**
 - **Inverter Size**






Inverter Delay: High-to-low



$$\tau = R_{eq,n}(C_p + C_L)$$

$$t_{p,HL} = (\ln 2)\tau = 0.7 R_{eq,n}(C_p + C_L)$$




Inverter Delay: Low-to-high



$$t_{p,LH} = (\ln 2)\tau = 0.7 R_{eq,p}(C_p + C_L)$$




Equivalent Resistances

- Transistor I_{DS} - V_{DS} trajectory
- Averaging produces R_{eq}



Equivalent Resistances




- Transistor I_{DS} - V_{DS} trajectory
- Averaging produces R_{eq}



$$R_{eq} = (R_{eq,start} + R_{eq,mid})/2$$




Impact of Rise/Fall times

- Impacts the I_{DS} - V_{DS} trajectory





Impact of Rise/Fall times

- Impacts the I_{DS} - V_{DS} trajectory



Quiz: Inverter RC Delay

- If we double the load capacitance, assuming the default V_{out} shown in blue, which of the following waveforms shows the new V_{out} ?



Review

- CMOS Transistors and Gates
 - MOS transistor as a switch
 - Pull-up and Pull-down for CMOS design
 - CMOS Gates
- Inverter Delay
 - Delay affects achievable frequency.
 - Propagation delay from input to output
 - RC Delay model