

#### **Outline**



- Fermi Hardware Overview
  - SM Architecture
  - Memories & Caches
  - Instructions & Flow Control
  - CPU-GPU interaction
- Tools & Libraries
  - Profiler
  - Debugger
  - FFT, BLAS, Sparse Math, Rand etc




**GPU Computing** 

# THE BIG PICTURE


#### Differences between CPU & GPUs





#### **CPU**

- Optimized for low-latency, serial computation
- Huge caches
- Control logic for out-of-order and speculative execution




#### **GPU**

- Optimized for data-parallel, throughput computation
- Architecture tolerant of memory latency
- More transistors dedicated to computation

#### **CPU vs GPU: The Thread POV**








**CUDA Parallel Programming** 


# FERMI HARDWARE REVIEW

#### Fermi SM Architecture



- GPU is structured into SMs (up to 16)
- Single instruction multiple threads (SIMT)
  - Executes warps of 32 threads
  - 1 to 48 warps per SM
  - 1 to 8 blocks per SM
  - Can issue 2 warps/cycle
- 32 CUDA cores per SM
  - 32 FP32 FMA units
  - 16 FP64 FMA units
- 64KB configurableL1 \$ / shared memory





#### Warps



- Group of 32 Threads
  - Threads execute in lock-step (similar to Vectorprocessor)
- Divergence within warps is supported on the HW level
  - May result in serialization/instruction replays

Warp	ThreadIdx				
0	0	1		30	31
1	32	33		62	63


#### Fermi Memory Hierarchy Review



- Local storage
  - Each thread has own local storage
  - Mostly registers (managed by the compiler)
- Shared memory / L1
  - Program configurable: 16KB shared / 48 KB L1 OR 48KB shared / 16KB L1
  - Shared memory is accessible by the threads in the same threadblock
  - Very low latency
  - Very high throughput: 1+ TB/s aggregate
- **L2** 
  - All accesses to global memory go through L2, including copies to/from CPU host
- Global memory
  - Accessible by all threads as well as host (CPU)
  - High latency (400-800 cycles)
  - Throughput: up to 177 GB/s

## Fermi Memory Hierarchy Review





## **Fermi GMEM Operations**



- Two types of loads:
  - Caching
    - Default mode
    - Attempts to hit in L1, then L2, then GMEM
    - Load granularity is 128-byte line
  - Non-caching
    - Compile with -Xptxas -dlcm=cg option to nvcc
    - Attempts to hit in L2, then GMEM
      - Do not hit in L1, invalidate the line if it's in L1 already
    - Load granularity is 32-bytes
- Stores:
  - Invalidate L1, write-back for L2

#### **Load Operation**



- Memory operations are issued per warp (32 threads)
  - Just like all other instructions
  - Prior to Fermi, memory issues were per half-warp
- Operation:
  - Threads in a warp provide memory addresses
  - Determine which lines/segments are needed
  - Request the needed lines/segments

#### **Caching Load**




- Warp requests 32 aligned, consecutive 4-byte words
- Addresses fall within 1 cache-line
  - Warp needs 128 bytes
  - 128 bytes move across the bus on a miss
  - Bus utilization: 100%



#### Non-caching Load




- Warp requests 32 aligned, consecutive 4-byte words
- Addresses fall within 4 segments
  - Warp needs 128 bytes
  - 128 bytes move across the bus on a miss
  - Bus utilization: 100%



#### **Caching Load**




- Warp requests 32 aligned, permuted 4-byte words
- Addresses fall within 1 cache-line
  - Warp needs 128 bytes
  - 128 bytes move across the bus on a miss
  - Bus utilization: 100%



#### Non-caching Load



- Warp requests 32 aligned, permuted 4-byte words
- Addresses fall within 4 segments
  - Warp needs 128 bytes
  - 128 bytes move across the bus on a miss
  - Bus utilization: 100%



#### **Caching Load**



- Warp requests 32 misaligned, consecutive 4-byte words
- Addresses fall within 2 cache-lines
  - Warp needs 128 bytes
  - 256 bytes move across the bus on misses
  - Bus utilization: 50%



#### Non-caching Load



- Warp requests 32 misaligned, consecutive 4-byte words
- Addresses fall within at most 5 segments
  - Warp needs 128 bytes
  - 256 bytes move across the bus on misses
  - Bus utilization: at least 80%
    - Some misaligned patterns will fall within 4 segments, so 100% utilization



#### **Caching Load**



- All threads in a warp request the same 4-byte word
- Addresses fall within a single cache-line
  - Warp needs 4 bytes
  - 128 bytes move across the bus on a miss
  - Bus utilization: 3.125%



#### Non-caching Load



- All threads in a warp request the same 4-byte word
- Addresses fall within a single segment
  - Warp needs 4 bytes
  - 32 bytes move across the bus on a miss
  - Bus utilization: 12.5%



#### **Caching Load**




- Warp requests 32 scattered 4-byte words
- Addresses fall within N cache-lines
  - Warp needs 128 bytes
  - N\*128 bytes move across the bus on a miss
  - Bus utilization: 128 / (N\*128)



#### Non-caching Load




- Warp requests 32 scattered 4-byte words
- Addresses fall within N segments
  - Warp needs 128 bytes
  - N\*32 bytes move across the bus on a miss
  - Bus utilization: 128 / (N\*32)



## **Impact of Address Alignment**



- Warps should access aligned regions for maximum memory throughput
  - Fermi L1 can help for misaligned loads if several warps are accessing a contiguous region
  - ECC further significantly reduces misaligned <u>store</u> throughput



#### **Experiment:**

- Copy 16MB of floats
- 256 threads/block

#### Greatest throughput drop:

- GT200: 40%
- Fermi:
  - CA loads: 15%
  - CG loads: 32%

#### **GMEM Optimization Guidelines**



- Strive for perfect coalescing
  - Align starting address (may require padding)
  - A warp should access within a contiguous region
- Have enough concurrent accesses to saturate the bus
  - Process several elements per thread
    - Multiple loads get pipelined
    - Indexing calculations can often be reused
  - Launch enough threads to maximize throughput
    - Latency is hidden by switching threads (warps)
- Try L1 and caching configurations to see which one works best
  - Caching vs non-caching loads (compiler option)
  - 16KB vs 48KB L1 (CUDA call)



# **Shared Memory**


#### **Shared Memory**



- Uses:
  - Inter-thread communication within a block
  - Cache data to reduce redundant global memory accesses
  - Use it to improve global memory access patterns
- Organization:
  - 32 banks, 4-byte wide banks
  - Successive 4-byte words belong to different banks
- Performance:
  - 4 bytes per bank per 2 clocks per multiprocessor
  - smem accesses are issued per 32 threads (warp)
    - per 16-threads for GPUs prior to Fermi
  - serialization: if *n* threads of 32 access different 4-byte words in the same bank, *n* accesses are executed serially
  - multicast: n threads access the same word in one fetch
    - Could be different bytes within the same word
    - Prior to Fermi, only broadcast was available, sub-word accesses within the same bank caused serialization


#### **Bank Addressing Examples**





#### **Bank Addressing Examples**






## **Shared Memory: Avoiding Bank Conflicts**



- 32x32 SMEM array
- Warp accesses a column:
  - 32-way bank conflicts (threads in a warp access the same bank)

Bank 0 Bank 1

Bank 31



## **Shared Memory: Avoiding Bank Conflicts**



- Add a column for padding:
  - 32x33 SMEM array
- Warp accesses a column:
  - 32 different banks, no bank conflicts

Bank 0 Bank 1

Bank 31

Warps:
0
1
2
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31
31

#### **Additional "memories"**



- Texture and constant
- Read-only
- Data resides in global memory
- Read through different caches



- Ideal for coefficients and other data that is read uniformly by warps
- Data is stored in global memory, read through a constant-cache
  - \_\_constant\_\_ qualifier in declarations
  - Can only be read by GPU kernels
  - Limited to 64KB
- Fermi adds uniform accesses:
  - Kernel pointer argument qualified with const
  - Compiler must determine that <u>all threads in a threadblock</u> will dereference the same address
  - No limit on array size, can use any global memory pointer
- Constant cache throughput:
  - 32 bits per warp per 2 clocks per multiprocessor
  - To be used when all threads in a warp read the same address
    - Serializes otherwise



Ideal for coefficients and other data that is read uniformly by warps

Data is stored in global me

\_\_constant\_\_ qualifier ir

Can only be read by GPI

Limited to 64KB

#### Fermi adds uniform acce

- Kernel pointer argument
- Compiler must determin the same address
- No limit on array size, ca
- Constant cache throughp
  - 32 bits per warp per 2 clò
  - To be used when all threads in a warp read the same address
    - Serializes otherwise



- Ideal for coefficients and other data that is read uniformly by warps
- Data is stored in global memory, read through a constant-cache
  - \_\_constant\_\_ qualifier in declarations
  - Can only be read by GPU kernels
  - Limited to 64KB
- Fermi adds uniform accesses:
  - Kernel pointer argument qualified with const
  - Compiler must determine that all threads in a threadblock will dereference the same address
  - No limit on array size, can use any global memory pointer
- Constant cache throughput:
  - 32 bits per warp per 2 clocks per multiprocessor
  - To be used when all threads in a warp read the same address
    - Serializes otherwise



- Kernel executes 10K threads (320 warps)per SM during its lifetime
- All threads access the same 4B word
- Using GMEM:
  - Each warp fetches 32B -> 10KB of bus traffic
  - Caching loads potentially worse 128B line, very likely to be evicted multiple times





- Kernel executes 10K threads (320 warps)per SM during its lifetime
- All threads access the same 4B word
- Using constant/uniform access:
  - First warp fetches 32 bytes
  - All others hit in constant cache -> 32 bytes of bus traffic
    - Unlikely to be evicted over kernel lifetime other loads do not go through this cache



#### **Texture**



- Separate cache
- Dedicated texture cache hardware provides:
  - Out-of-bounds index handling
    - clamp or wrap-around
  - Optional interpolation
    - Think: using fp indices for arrays
    - Linear, bilinear, trilinear
      - Interpolation weights are 9-bit
  - Optional format conversion
    - {char, short, int} -> float
  - All of these are "free"



# **Instruction Throughput / Control Flow**

### **Runtime Math Library and Intrinsics**



- Two types of runtime math library functions
  - func(): many map directly to hardware ISA
    - Fast but lower accuracy (see CUDA Programming Guide for full details)
    - Examples: \_\_sinf(x), \_\_expf(x), \_\_powf(x, y)
  - func(): compile to multiple instructions
    - Slower but higher accuracy (5 ulp or less)
    - Examples: sin(x), exp(x), pow(x, y)
- A number of additional intrinsics:
  - \_\_sincosf(), \_\_frcp\_rz(), ...
  - Explicit IEEE rounding modes (rz,rn,ru,rd)

#### **Control Flow**



- Instructions are issued per 32 threads (warp)
- Divergent branches:
  - Threads within a single warp take different paths

```
o if-else, ...
```

- Different execution paths within a warp are serialized
- Different warps can execute different code with no impact on performance
- Avoid diverging within a warp
  - Example with divergence:

```
o if (threadIdx.x > 2) {...} else {...}
```

- Branch granularity < warp size</p>
- Example without divergence:

```
if (threadIdx.x / WARP SIZE > 2) {...} else {...}
```

Branch granularity is a whole multiple of warp size



**Heterogeneous Computing** 

# **CPU-GPU INTERACTION**

# Pinned (non-pageable) memory



- Pinned memory enables:
  - faster PCle copies (~6 GB/s with PCle 2.0)
  - memcopies asynchronous with CPU
  - memcopies asynchronous with GPU
- Usage
  - cudaHostAlloc / cudaFreeHost
    - instead of malloc / free
- Implication:
  - pinned memory is essentially removed from host virtual memory

# Streams and Async API



- Default API:
  - Kernel launches are asynchronous with CPU
  - Memcopies (D2H, H2D) block CPU thread
  - CUDA calls are serialized by the driver
- Streams and async functions provide:
  - Memcopies (D2H, H2D) asynchronous with CPU
  - Ability to concurrently execute a kernel and a memcopy
- Stream = sequence of operations that execute in issue-order on GPU
  - Operations from different streams can be interleaved
  - A kernel and memcopy from different streams can be overlapped

## Overlap kernel and memory copy



#### Requirements:

- D2H or H2D memcopy from pinned memory
- Device with compute capability ≥ 1.1 (G84 and later)
- Kernel and memcopy in different, non-0 streams

#### Code:

```
cudaStream_t stream1, stream2;
cudaStreamCreate(&stream1);
cudaStreamCreate(&stream2);

cudaMemcpyAsync( dst, src, size, dir, stream1 );
kernel<<<grid, block, 0, stream2>>>(...);

potentially
overlapped
```

# Call Sequencing for Optimal Overlap



- CUDA calls are dispatched to the hw in the sequence they were issued
- One kernel and one memcopy can be executed concurrently
- A call is dispatched if both are true:
  - Resources are available
  - Preceding calls in the same stream have completed
- Note that if a call blocks, it blocks all other calls of the same type behind it, even in other streams

### **CUDA Streams**

#### **Independent Tasks**

TASK A

**COPY A1** 

**KERNEL A1** 

**KERNEL A2** 

**KERNEL A3** 

COPY A2

TASK B

COPY B1

COPY B2

**KERNEL B1** 

COPY B3

COPY B4

#### **Scheduling on GPU**

Copy Engine

**COPY A1** 

COPY B1

COPY B2

COPY A2

COPY B3

COPY B4

Compute Engine

DVIDIA

**KERNEL A1** 

**KERNEL A2** 

**KERNEL A3** 

**KERNEL B1** 

#### **Avoid Serialization!**

STREAM A

COPY A1

**KERNEL A1** 

**KERNEL A2** 

**KERNEL A3** 

COPY A2

STREAM B

COPY B1

COPY B2

**KERNEL B1** 

COPY B3


COPY B4

#### **WRONG WAY!**

```
CudaMemcpyAsync(A1...,StreamA);
KernelA1<<<...,StreamA>>>();
KernelA2<<<...,StreamA>>>();
KernelA3<<<...,StreamA>>>();
CudaMemcpyAsync(A2...,StreamA);
```

```
CudaMemcpyAsync(B1...,StreamB);
CudaMemcpyAsync(B2...,StreamB);
KernelB1<<<...,StreamB>>>();
CudaMemcpyAsync(B2...,StreamB);
CudaMemcpyAsync(B2...,StreamB);
```

Engine queues are filled in the order code is executed



#### **Stream Code Order**

**STREAM A** 

COPY A1

**KERNEL A1** 

**KERNEL A2** 

**KERNEL A3** 

COPY A2

#### **CORRECT WAY!**

CudaMemcpyAsync(A1..., StreamA);
KernelA1<<<..., StreamA>>>();
KernelA2<<<..., StreamaA>>>();
KernelA3<<<..., StreamA>>>();

**STREAM B** 

**COPY B1** 

**COPY B2** 

**KERNEL B1** 

**COPY B3** 

COPY B4

CudaMemcpyAsync(B1..., StreamB);
CudaMemcpyAsync(B2..., StreamB);
KernelB1<<<..., StreamB>>>();

CudaMemcpyAsync(A2..., StreamA);

CudaMemcpyAsync(B2..., StreamB);
CudaMemcpyAsync(B2..., StreamB);

Copy Engine

**COPY A1** 

**COPY B1** 

COPY B2

KERNELAS

COPY A2

**COPY B3** 

COPY B4

Compute Engine

KERNEL A1

**KERNEL A2** 

**KERNEL A3** 

**KERNEL B1** 

#### More on Fermi Concurrent Kernels



- Kernels may be executed concurrently if they are issued into different streams
- Scheduling:
  - Kernels are executed in the order in which they were issued
  - Threadblocks for a given kernel are scheduled if all threadblocks for preceding kernels have been scheduled and there still are SM resources available


## **More on Fermi Dual Copy**




- Fermi is capable of duplex communication with the host
  - PCle bus is duplex
  - The two memcopies must be in different streams, different directions
- Not all current host systems can saturate duplex PCle bandwidth:
  - Likely issues with IOH chips
  - If this is important to you, test your host system

# **Duplex Copy: Experimental Results**






10.8 GB/s





7.5 GB/s




# **Duplex Copy: Experimental Results**









# Copy-Compute Overlap with Zero-Copy



- Pinned host memory can be mapped into GPU memory space
  - Read/Write via GPU translates to PCIe traffic
  - Increased latency can still be hidden if enough threads available
  - Also cached on Fermi
- Finer grained overlap
  - Overlap on the warp level
  - Coalesced memory access is even more critical!
- Good for small amounts of memory or read-once bulk data

# **Zero-Copy Example**



- Use-case: iterative solver on the GPU
  - CPU launches kernel to advance the solution
  - CPU launches second kernel to check convergence
    - GPU writes result to mapped host memory directly
  - CPU has to sync with GPU before checking the criterion and possibly triggering next iteration

Iteration Overhead	Linux	Vista (WDDM)
No sync (Reference)	1.8 us	2.3 us
Sync'd back to back	27.0 us	83.8 us
Sync'd pinned back to back	19.3 us	82.5 us
Async copy + event sync	23.3 us	85.4 us
Zero copy + event sync	16.9 us	53.3 us



**CUDA 3.2** 

# LATEST FEATURES

### Fermi Host-Side printf




Printf – maybe most used debugging "tool"

```
#include <stdio.h> // Standard C printf
__global__
void helloworld()
{
    int tid = blockIdx.x * blockDim.x + threadIdx.x;
    printf("Thread %d: Hello, World!\n", tid); // GPU calls CPU function
}
helloworld<<<1,3>>>();

Output:
Thread 0: Hello, World!
Thread 1: Hello, World!
Thread 2: Hello, World!
```

# Varying workloads






Canny Edge Detection

Haar Classfiers (Face Detection)

- Many computer vision techniques have varying workloads as the algorithm progresses
  - Canny: Hysteresis only necessary in some regions
  - Haar Classifiers: Later stage classifiers only necessary in some regions

# Varying workloads





Canny Edge Detection



Haar Classfiers (Face Detection)

- How to determine which blocks remain active between kernels, how many active pixels?
  - Shared memory tricks / atomics
  - CUDA 3.1:
    - int \_\_syncthreads\_{X}(int predicate);
      - int \_\_syncthreads\_count(int predicate);
      - int \_\_syncthreads\_and(int predicate);
      - int \_\_syncthreads\_or(int predicate);

## **Code Example**



```
__global__ void shmem_sync_Kernel(float* data, int*g_out)
  shared int flag;
 if( threadIdx.x == 0 && threadIdx.y == 0) flag = 0;
 __syncthreads();
 if( data[someLocation] != 0 ) {
      flag = 1;
  syncthreads();
 if( flag == 1 && threadIdx.x == 0 && threadIdx.y == 0 ) {
      g_out[blockIdx.x + blockDim.x*blockIdx.y] = 1;
```

```
__global__ void sync_predicate_Kernel(int width, int height,
int *g_out)
{
    if( __syncthreads_or( data[someLocation] != 0 ) )
    {
        if( threadIdx.x == 0 && threadIdx.y == 0 ) {
            g_out[blockIdx.x + blockIdx.y * gridDim.x ] = 1;
        }
    }
}
```

#### **Device Side malloc/free**



```
global void mallocTest()
     char* ptr = (char*)malloc(123);
      printf("Thread %d got pointer: %p\n", threadldx.x, ptr);
     free(ptr);}
     void main()
will output:
Thread 0 got pointer: 00057020
Thread 1 got pointer: 0005708c
Thread 2 got pointer: 000570f8
Thread 3 got pointer: 00057164
Thread 4 got pointer: 000571d0
```



Resources

# TOOLS & LIBRARIES

## **NVIDIA Parallel Developer Program**



All GPGPU developers should become NVIDIA Registered Developers

#### **Benefits include:**

- Early Access to Pre-Release Software
  - Beta software and libraries
- Submit & Track Issues and Bugs
- Announcing new benefits
  - Exclusive Q&A Webinars with NVIDIA Engineering
  - Exclusive deep dive CUDA training webinars
  - In depth engineering presentations on beta software

Sign up Now: www.nvidia.com/ParallelDeveloper

## **GPU Technology Conference**



- Visit www.nvidia.com/gtc
- Recordings and downloadable files
  - Keynotes
  - All 280 Talks
  - Posters
  - Program guide
- Next GTC: October 2011

I was truly amazed by the quality of the speakers and the presentations and the strong focus on applications. The information gathered at this event was enlightening and useful. Absolutely one of the best - and most important conferences in the technology and advanced computing sector.

-Mike Bernhardt -CEO & Sr. Investigative Journalist The Exascale Report

# **NVIDIA Parallel Nsight 1.5**




- Complete Debugger & Profiler
- Windows Vista and 7
- Remote and local debugging
- Integrated in Visual Studio
- Debugging:
  - CUDA C/C++, Direct Compute, HLSL
- Memchecker:
  - CUDA C/C++
- Profiling (Professional Version):
  - CUDA C/C++, OpenCL, Direct Compute






# **NVIDIA Parallel Nsight - Debugging**





# **NVIDIA Parallel Nsight - Profiling**





# **NVIDIA** Parallel Nsight<sup>™</sup> 1.51





- All Professional features now available free of charge!
- Key Features
  - Microsoft Visual Studio 2010
  - Single System Debugging
  - Tesla Compute Cluster
  - CUDA Toolkit 3.2



http://www.nvidia.com/GetParallelNsight

#### **CUDA-GDB**



- Extended gdb useable via ddd
- Debug GPUs not in use by X
  - Compute Capability >= 1.1
- Features
  - Debug Host und Device code
  - Breakpoints at functions or line#
  - Single-step on the warp level
  - Change CUDA Threads or Blocks
  - Display Device Memory

#### **CUDA-MemCheck**




- Discovers memory access errors
  - Out of bounds access
  - Misaligned access
- Integrated in CUDA-GDB and Parallel Nsight
- Standalone available for Linux and Windows XP

```
[jchase@dhcp-
                       i686 Linux debug]$ cuda-memcheck ./ptrchecktest
====== CUDA-MEMCHECK
Checking...
Done
Checking...
Error: 3 (65538)
Done
Checking...
Error: 0 (1)
Error: 1 (0)
Error: 2 (θ)
Done
unspecified launch failure : 125
====== Invalid read of size 4
             at 0x000000f0 in kernel2 (/src/gpgpu/cudamemcheck/test/ptrchecktest.cu:27)
             by thread 5 in block 3
_____
====== Address 0x00101015 is misaligned
_____
======= Invalid read of size 4
             at 0x000000f0 in kernell (/src/gpgpu/cudamemcheck/test/ptrchecktest.cu:18)
             by thread 3 in block 5
______
====== Address 0x00101028 is out of bounds
_____
```

#### **Visual Profiler**



- CUDA & OpenCL
- Performance Analysis with HW-Counters
- Works directly with app
  - No special built necessary



#### Libraries



NVIDIA

cuBLASDense linear algebra (subset of full BLAS suite)

cuFFT 1D/2D/3D real and complex

cuSparse Sparse linear algebra

cuRand RNGs

NPP Performance primitives

Open Source from NV employees

Thrust STL/Boost style template language

cuDPP Data parallel primitives (e.g. scan, sort and reduction)

opencurrent PDEs

#### **CUDA Math Libraries**




#### High performance math routines for your applications:

- cuFFT Fast Fourier Transforms Library
- cuBLAS Complete BLAS Library
- cuSPARSE Sparse Matrix Library
- cuRAND Random Number Generation (RNG) Library
- Included in the CUDA Toolkit (free download)
  - www.nvidia.com/getcuda
- For more information on CUDA libraries:
  - http://www.nvidia.com/object/gtc2010-presentation-archive.html#session2216

### cuFFT




- Multi-dimensional Fast Fourier Transforms
- New in CUDA 3.2:
  - Higher performance of 1D, 2D, 3D transforms with dimensions of powers of 2, 3, 5 or 7
  - Higher performance and accuracy for 1D transform sizes that contain large prime factors




### FFTs up to 8.8x Faster than MKL



1D used in audio processing and as a foundation for 2D and 3D FFTs





<sup>\*</sup> cuFFT 3.2, Tesla C2050 (Fermi) with ECC on


<sup>\*</sup> MKL 10.1r1, 4-core Corei7 Nehalem @ 3.07GHz

<sup>\*</sup> FFTW single-thread on same CPU

# cuFFT 1D Radix-3 up to 18x Faster than MKL



# 18x for single-precision, 15x for double-precision Similar acceleration for radix-5 and -7



<sup>\*</sup> CUFFT 3.2 on Tesla C2050 (Fermi)

<sup>\*</sup> MKL 10.1r1, 4-core Corei7 Nehalem @ 3.07GHz

## cuBLAS: Dense Linear Algebra on GPUs




- Complete BLAS implementation
  - Supports all 152 routines for single, double, complex and double complex

- New in CUDA 3.2
  - 7x Faster GEMM (matrix multiply) on Fermi GPUs
  - Higher performance on SGEMM & DGEMM for all matrix sizes and all transpose cases (NN, TT, TN, NT)

# Up to 8x Speedup for all GEMM Types



#### **GEMM Performance on 4K by 4K matrices**




<sup>\*</sup> cuBLAS 3.2, Tesla C2050 (Fermi), ECC on

<sup>\*</sup> MKL 10.2.3, 4-core Corei7 @ 2.66Ghz

#### 7x Faster DGEMM Performance





Dimension (m = n = k)

<sup>\*</sup> cuBLAS 3.2, Tesla C2050 (Fermi), ECC on

<sup>\*</sup> MKL 10.2.3, 4-core Corei7 @ 2.66Ghz


#### **cuSPARSE**



- New library for sparse linear algebra
- Conversion routines for dense, COO, CSR and CSC formats
- Optimized sparse matrix-vector multiplication

$$\begin{bmatrix} y_1 \\ y_2 \\ y_3 \\ y_4 \end{bmatrix} = \text{ \alpha lipha} \begin{bmatrix} 1.0 \\ 2.0 & 3.0 \\ & 4.0 \\ & 5.0 \end{bmatrix} \begin{bmatrix} 1.0 \\ 2.0 \\ 3.0 \\ 4.0 \end{bmatrix} + \text{ \beta } \begin{bmatrix} y_1 \\ y_2 \\ y_3 \\ y_4 \end{bmatrix}$$

#### 32x Faster




<sup>\*</sup> CUSPARSE 3.2, NVIDIA C2050 (Fermi), ECC on

<sup>\*</sup> MKL 10.2.3, 4-core Corei7 @ 3.07GHz

# Performance of 1 Sparse Matrix x 6 Dense Vectors






Test cases roughly in order of increasing sparseness

#### **cuRAND**



Library for generating random numbers

- Features supported in CUDA 3.2
  - XORWOW pseudo-random generator
  - Sobol' quasi-random number generators
  - Host API for generating random numbers in bulk
  - Inline implementation allows use inside GPU functions/kernels
  - Single- and double-precision, uniform and normal distributions



#### **cuRAND** Performance



