# ROOFLINE MODELS



Massimiliano Fasi



# **Types of resources**

# Scalable Saturating Scales linearly Scales sublinearly ▶ private resources ▶ shared resources ▶ floating-point units ▶ L3 memory ▶ CPU cores ▶ RAM

# **Types of resources**

### **Scalable**

Scales linearly

- private resources
- floating-point units
- CPU cores

### Saturating


Scales sublinearly

- shared resources
- ► L3 memory
- ► RAM

### **Bottlenecks**

Saturating resources are the limiting factor.

# Scalable vs. Saturating



# More realistic memory benchmark

The clcopy benchmark we used

- only touches one byte in each cache line
- only provides upper bounds
- ▶ is not a realistic workload

State-of-the-art alternative

- ▶ STREAM benchmark¹
- most commonly used is TRIAD
- available in likwid-bench as stream\_triad\_XXX

https://www.cs.virginia.edu/stream/

# The TRIAD loop


```
double *a, *b, *c;
double alpha = 1;
...
for (int i = 0; i < N; i++)
    a[i] = b[i]*alpha + c[i];</pre>
```

# The TRIAD loop

```
double *a, *b, *c;
double alpha = 1;
...
for (int i = 0; i < N; i++)
    a[i] = b[i]*alpha + c[i];</pre>
```


- 2 floating point operations
- ▶ 2 loads
- ▶ 1 store

# **Code optimisation**



# Simple model for loop heavy code

### Simple view of hardware



### Simple view of software

```
// Possibly nested loops
for (i = 0; i < ...; i++)
   // Complicated code doing
   // N Flops causing
   // B bytes of data transfer</pre>
```

### **Operational intensity [Flops/B]**

$$I_{c} = \frac{1}{6}$$

### The roofline model



### What is the performance P of a code?

How fast can work be done? P measured in Flops/s

### The roofline model



### What is the performance P of a code?

How fast can work be done? P measured in Flops/s

### The bottleneck is either:

- execution of work P<sub>peak</sub>
- or the data path  $I_c \cdot b_s$

### Therefore:

$$P = min(P_{peak}, I_c \cdot b_s)$$

# The roofline model



### What is the performance P of a code?

How fast can work be done? P measured in Flops/s

The bottleneck is either:


- execution of work P<sub>peak</sub>
- ightharpoonup or the data path  $I_c \cdot b_s$

Therefore:

 $P = \min(P_{\text{peak}}, I_c \cdot b_s)$ 

Optimistic model: everything happens at "light speed".

# **Roofline diagram**




# **Applying roofline**


Roofline characterises performance using three numbers:

- **HW1.** P<sub>peak</sub>: peak floating point performance
- **HW2.** b<sub>s</sub>: streaming memory bandwidth
- **SW1.** I<sub>c</sub>: operational intensity of the code


### **Process**

- 1. Measure these numbers
- 2. Draw diagram
- 3. Use diagram to chose optimisations likely to pay off






Which codes might benefit from vectorisation?



How much improvement could we expect?



Which codes might benefit from refactoring to increase I<sub>c</sub>?

# **Determining the memory bandwidth**

Data transfers are modeled with streaming memory bandwidth

### **Estimating streaming memory bandwidth (STB)**

### 1. Computation

- ▶ find out speed of memory M<sub>s</sub>
- find out number of memory channels C
- ► STB in B/s is  $C \times M_s \times 8$
- speed of memory often unknown in practice
- 2. Measurement using STREAM
  - typical solution (see exercise 4)

# **Determining floating point throughput**

### **Absolute peak** can be estimated from

- specification sheet frequency
- knowledge of hardware architecture

### AMD Zen 2 architecture

- ► Floating point instructions execute on 4 ports
- ▶ Up to 4 " $\mu$ ops" issued per cycle
- up to 2 floating point instructions per cycle
- ▶ MUL and FMA (y  $\leftarrow$  a + b  $\times$  c) are issued on ports o and 1
- ► ADD are issued on ports 2 and 3
- ▶ DIV are only issues on port 3

# **Example**

Assuming a maximum clock speed of 3.35GHz

### **Example: best case**

For code with only double precision SIMD FMAs, peak throughput is

clock speed vector width

$$3.35 \times 2 \times 4 \times 2 = 53.6 \text{GFlops/s}$$

dual issue FMA

# **Example**

Assuming a maximum clock speed of 3.35GHz

### **Example: only DIVs**

Code only does double precision SIMD DIVs

clock speed vector width

$$3.35 \times 1 \times 4 = 13.4 \text{GFlops/s}$$

single issue

# **Determining machine characteristics**

- ► Sometimes multiple "roofs" for different instruction mixes
- ► Calculations are complicated by frequency scaling as well

### **More details**

- ▶ https://wikichip.org for spec sheets
- ▶ https://uops.info for µops execution throughput
- ► Travis Down's discussion on finding limiting factors in (simple) code

# **Computing arithmetic intensity**

### **Two options:**

- **1.** measurement using performance counters
- 2. pen-and-paper method
  - count floating point operations
  - count data accesses
  - ▶ use formula  $I_C = N/B$

# **Assessing operational intensity**

```
double *a, *b, *c, *d;
...
for (i = 0; i < N; i++) {
   a[i] = b[i]*c[i] + d[i]*a[i];
}</pre>
```

### **Counting operations**

- ▶ 3 double-precision Flops/iteration
- 3N total double-precision Flops
- Notice we don't care what operations these are

# **Assessing operational intensity**

```
double *a, *b, *c, *d;
...
for (i = 0; i < N; i++) {
   a[i] = b[i]*c[i] + d[i]*a[i];
}</pre>
```

### **Counting data accesses**

- ► Load counts as one access, write as two (one load, one store).
- ▶ 3 reads, 1 write per iteration.
- $\triangleright$  8 × 5N total bytes

### A model of cache

### **Perfect cache**

- Lower bound
- Data moved to cache once
- Counts unique memory accesses
- ▶  $8 \times 2M + 8 \times 3N$  total bytes

### **Pessimal cache**

- Upper bound
- ► Each array access misses cache
- ► Counts *total* memory accesses
- ▶  $8 \times 2MN + 8 \times 3MN$  total bytes

- ► These bounds are typically not tight
- Better bounds normally require more work in the analysis
- Best employed in combination with measurement of operational intensity

# Exercises 4: roofline for matrix-vector multiply

- 1. Split into small groups
- 2. Make sure one person per group has access to Hamilton
- 3. Benchmark memory bandwidth as a function of vector size
- 4. You can use the bash script from last week.
- **5.** Ask questions!

$$y = Ax = \sum_{i=1}^{n_{col}} A_{ij} x_j$$